V96BMC Ver la hoja de datos (PDF) - QuickLogic Corporation
Número de pieza
componentes Descripción
Fabricante
V96BMC Datasheet PDF : 14 Pages
| |||
V96BMC Rev.D
Table 3: Signal Descriptions (cont’d)
Signal
Type R
Description
A[31:2]
I
ALE
I
D/C
I
Local address bus.
Address Latch Enable: controls a set of transparent latches on the
address bus. When asserted high, the address input flows through
the latch. When ALE is low, the internal address holds the previous
value. With an i960Cx/Hx processor ALE is not typically used and
has an internal pull-up resistor that will keep it high when not con-
nected (to provide backward pin compatibility with earlier versions).
Data/Code.
BE[3:0]
I
Local bus byte write enables.
W/R
I
Write/Read.
READY
ADS
O12 Z Local Bus data ready.
I
Asserted low to indicate the beginning of a bus cycle
DEN
I
SUP
I
Data Enable. This input is monitored by the Bus Watch Timer to
detect a bus access not returning READY.
Indicates supervisor mode. Required for access to configuration reg-
isters.
BLAST
BTERM
BERR
INT
I
Burst last.
O12
Z
Burst terminate. (this signal requires a nominal pull up resistor so
that the signal is deasserted when RESET goes inactive)
O12 H Bus Time-out error.
Local interrupt request. This signal is asserted when the 24-bit
O12 H counter reaches terminal count, and interrupt out is enabled. May
be programmed for pulse or level operation.
RESET
I
Local bus reset signal.
PCLK
I
Local bus clock.
ID[2:0]
I
These inputs select the address offset of the configuration registers.
Power and Ground Signals
Signal
Type R
Description
Vcc
-
POWER leads intended for external connection to a 5V Vcc plane
Vcc3
-
POWER for DRAM control outputs. Can be connected to 3.3V or 5V.
GND
-
GROUND leads intended for external connection to a GND plane.
a. R indicates state during reset.
4
V96BMC Rev D Data Sheet Rev 3.2
Copyright © 1998, V3 Semiconductor Inc.
Share Link: 