GS841Z18AT Ver la hoja de datos (PDF) - Giga Semiconductor

Número de pieza

componentes Descripción

Fabricante

GS841Z18AT

4Mb Pipelined and Flow Through Synchronous NBT SRAMs

Giga Semiconductor 

GS841Z18/36AT-180/166/150/100

Pipeline and Flow Through Read-Write Control State Diagram

D

B

Deselect

R

W

D

W

New Read

R

B

R

W

Burst Read

B

D

Key

Input Command Code

ƒ Transition

Current State (n)

Next State (n+1)

n

n+1

Clock (CK)

D

R New Write

W

B

W

R

Burst Write

B

D

Notes

1. The Hold command (CKE Low) is not

shown because it prevents any state change.

2. W, R, B and D represent input command

codes, as indicated in the Synchronous Truth Table.

n+2

n+3

Command

ƒ

ƒ

ƒ

ƒ

Current State

Next State

Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram

Rev: 1.02 11/2004

7/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

© 2001, GSI Technology

Share Link: