DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HCPL2602 Ver la hoja de datos (PDF) - HP => Agilent Technologies

Número de pieza
componentes Descripción
Fabricante
HCPL2602
HP
HP => Agilent Technologies HP
HCPL2602 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Notes:
1. Bypassing of the power supply line is required, with a 0.1 µF ceramic disc capacitor adjacent to each optocoupler as illustrated in
Figure 15. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.
2. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
3. The tPLH propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising
edge of the output pulse.
4. The tPHL propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling
edge of the output pulse.
5. The tELH enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point
on the rising edge of the output pulse.
6. The tEHL enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on
the falling edge of the output pulse.
7. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state
(i.e., VOUT > 2.0 V).
8. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e.,
VOUT < 0.8 V).
9. For sinusoidal voltages,
|–d––v–CM–|
dt max
= πfCMVCM (p-p)
10. No external pull up is required for a high logic state on the enable input. If the VE pin is not used, tying VE to VCC will result in
improved CMR performance.
11. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage of 3000 for one second
(leakage detection current limit, Ii-o 5 µA).
12. tPSK is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature within the
operating condition range.
13. See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information.
15
VCC = 5.5 V
VO = 5.5 V
VE = 2 V
II = 250 µA
10
5
0
-60 -40 -20 0 20 40 60 80 100
TA – TEMPERATURE – °C
0.5
VCC = 5.5 V
VE = 2 V
II = 5 mA
0.4
IO = 12.8 mA
IO = 16 mA
0.3
0.2
IO = 6.4 mA
IO = 9.6 mA
0.1
-60 -40 -20 0 20 40 60 80 100
TA – TEMPERATURE – °C
2.6
2.4
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0
0°C
25°C
70°C
10 20 30 40 50 60
II – INPUT CURRENT – mA
Figure 1. Typical High Level Output
Current vs. Temperature.
Figure 2. Typical Low Level Output
Voltage vs. Temperature.
Figure 3. Typical Input Characteristics.
6
VCC = 5 V
5
TA = 25 °C
4
RL = 350
3
RL = 1 K
2
RL = 4 K
1
0
01 23456
IF – FORWARD INPUT CURRENT – mA
Figure 4. Typical Output Voltage vs.
Forward Input Current.
1-322
70
VCC = 5 V
VE = 2 V
VOL = 0.6 V
60
50
40
II = 10-15 mA
II = 5.0 mA
20
-60 -40 -20 0 20 40 60 80 100
TA – TEMPERATURE – °C
Figure 5. Typical Low Level Output
Current vs. Temperature.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]