LTC1689 Ver la hoja de datos (PDF) - Linear Technology
Número de pieza
componentes Descripción
Fabricante
LTC1689 Datasheet PDF : 12 Pages
| |||
LTC1688/LTC1689
PIN FUNCTIONS
DI1 (Pin 1): Driver 1 Input. Do not float.
DO1A (Pin 2): Driver 1 Noninverting Output.
DO1B (Pin 3): Driver 1 Inverting Output.
EN (Pin 4, LTC1688): High True Enable Pin, enables all
four drivers. A low on Pin 4 and a high on Pin 12 will put
all driver outputs into a high impedance state. See
Function Tables for details. Do not float.
EN12 (Pin 4, LTC1689): Enables Drivers 1 and 2. A low on
Pin 4 will put the outputs of drivers 1 and 2 into a high
impedance state. See Function Tables for details. Do not
float.
DO2B (Pin 5): Driver 2 Inverting Output.
DO2A (Pin 6): Driver 2 Noninverting Output.
DI2 (Pin 7): Driver 2 Input. Do not float.
GND (Pin 8): Ground Connection. A good ground plane is
recommended for all applications.
DI3 (Pin 9): Driver 3 Input. Do not float.
DO3A (Pin 10): Driver 3 Noninverting Output.
DO3B (Pin 11): Driver 3 Inverting Output.
ENB (Pin 12, LTC1688): Low True Enable Pin, enables all
four drivers. A low on Pin 4 and a high on Pin 12 will put
all driver outputs into a high impedance state. See
Function Tables for details. Do not float.
EN34 (Pin 12, LTC1689): Enables Drivers 3 and 4. A low
on Pin 12 will put the outputs of drivers 3 and 4 into a high
impedance state. See Function Tables for details. Do not
float.
DO4B (Pin 13): Driver 4 Inverting Output.
DO4A (Pin 14): Driver 4 Noninverting Output.
DI4 (Pin 15): Driver 4 Input. Do not float.
VDD (Pin 16): Power Supply Input. This pin should be
bypassed with a 0.1µF ceramic capacitor as close to the
pin as possible. Recommended: VDD = 3V to 5.25V.
FU CTIO TABLES
LTC1688
INPUTS
DI
EN
ENB
H
H
X
L
H
X
H
X
L
L
X
L
X
L
H
OUTPUTS
OUTA
OUTB
H
L
L
H
H
L
L
H
HI-Z
HI-Z
LTC1689
DI
H
L
X
INPUTS
EN12/EN34
H
H
L
OUTPUTS
OUTA
OUTB
H
L
L
H
HI-Z
HI-Z
TEST CIRCUITS
A
VOD
B
R
R
VOC
1688/89 TC01
Figure 1. Driver DC Test Load
EN (EN12)
CL1
A
DI
DRIVER
RDIFF
B
ENB (EN34)
CL2
1688/89 TC02
Figure 2. Driver Timing Test Circuit
OUTPUT
UNDER TEST
500Ω
CL
S1
VDD
S2
1688/89 TC03
Figure 3. Driver Timing Test Load
16889fa
5
Share Link: 