DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

1517-60B Ver la hoja de datos (PDF) - Unspecified

Número de pieza
componentes Descripción
Fabricante
1517-60B
ETC
Unspecified ETC
1517-60B Datasheet PDF : 2 Pages
1 2
1517
14 13 12 11 10 9 8
Lead Material:
Nickel-Iron alloy 42
TIN PLATE
1234567
.780 MAX.
.280
MAX.
See
Table
.018
TYP.
.600±.010
6 Equal spaces
each .100±.010
Non-Accumulative
.015 TYP.
.070 MAX.
.010±.002
.350
MAX.
Package Dimensions
PASSIVE DELAY LINE TEST SPECIFICATIONS
TEST CONDITIONS
INPUT:
Ambient Temperature:
Input Pulse:
Source Impedance:
Rise/Fall Time:
Pulse Width
Period
Pulse Width
Period
(TD <= 75ns):
(TD <= 75ns):
(TD > 75ns):
(TD > 75ns):
25oC ± 3oC
High = 3.0V typical
Low = 0.0V typical
50Max.
3.0 ns Max. (measured
at 10% and 90% levels)
PWIN = 100ns
PERIN = 1000ns
PWIN = 2 x TD
PERIN = 10 x TD
OUTPUT:
Rload:
Cload:
Threshold:
10M
10pf
50% (Rising & Falling)
NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.
INPUT
SIGNAL
OUTPUT
SIGNAL
TRISE
PWIN
PERIN
TFALL
90%
VIH
90%
50%
10%
50%
10%
VIL
DRISE
TRISE
DFALL
90%
50%
10%
VOH
90%
50%
10%
Timing Diagram For Testing
TFALL
VOL
PULSE
GENERATOR
OUT
TRIG
RIN
50
IN
T1
T2
DEVICE UNDER T3
TEST (DUT) T4
T5
IN
TRIG
OSCILLOSCOP
RIN = ROUT = ZLINE
ROUT
Test Setup
Doc #01007
DATA DELAY DEVICES, INC.
2
10/30/01
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]