DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CA1524 Ver la hoja de datos (PDF) - Intersil

Número de pieza
componentes Descripción
Fabricante
CA1524 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CA1524, CA2524, CA3524
Output Section
The CA1524 series outputs are two identical n-p-n
transistors with both collectors and emitters uncommitted.
Each output transistor has antisaturation circuitry that
enables a fast transient response for the wide range of
oscillator frequencies. Current limiting of the output section
is set at 100mA for each output and 100mA total if both
outputs are paralleled. Having both emitters and collectors
available provides the versatility to drive either n-p-n or p-n-p
external transistors. Curves of the output saturation voltage
as a function of temperature and output current are shown in
Figures 8 and 9, respectively. There are a number of output
configurations possible in the application of the CA1524 to
voltage regulator circuits which fall into three basic
classifications:
1. Capacitor-diode coupled voltage multipliers
2. Inductor-capacitor single-ended circuits
3. Transformer-coupled circuits
2.0
TA = +25oC
V+ = 8V to 40V
1.5
The internal 5V reference can be used for conventional regu-
lator applications if divided as shown in Figure 11. If the error
amplifier is connected as a unity gain amplifier, a fixed duty
cycle application results.
VREF
5K
5K
GND
VREF
5K
R2
POSITIVE
OUTPUT
VOLTAGES
2
+
1
-
R1
R1
2.5V (R1 + R2)
VO
R1
R1R2 = 2.5KW
R1 + R2
2
+
1
-
5K
GND
NEGATIVE
OUTPUT
R2
VOLTAGES
FIGURE 11. ERROR AMPLIFIER BIASING CIRCUITS
1.0
0.5
16 VREF
0
0
20
40
60
80
100
OUTPUT CURRENT, IL (mA)
VT
15
CA1524
REFERENCE
SECTION
FIGURE 9. TYPICAL OUTPUT SATURATION VOLTAGE AS A
FUNCTION OF OUTPUT CURRENT
Device Application Suggestions
For higher currents, the circuit of Figure 10 may be used with
an external p-n-p transistor and bias resistor. The internal
regulator may be bypassed for operation from a fixed 5V
supply by connecting both terminals 15 and 16 to the input
voltage, which must not exceed 6V.
Q1
V+ CANNOT
8
EXCEED 6V
NOTE: V+ Should Be in the 5V Range
And Must Not Exceed 6V
FIGURE 12. CIRCUIT TO ALLOW EXTERNAL BYPASS OF THE
REFERENCE REGULATION
To provide an expansion of the dead time without loading the
oscillator, the circuit of Figure 13 may be used.
100
V+
GND
IL TO IA
DEPENDING
ON CHOICE
CA1524
FOR Q1
15
REFERENCE
16
SECTION
VREF
+
10µF
8
-
16
5K
9
8
FIGURE 10. CIRCUIT FOR EXPANDING THE REFERENCE
CURRENT CAPABILITY
FIGURE 13. CIRCUIT FOR EXPANSION OF DEAD TIME, WITH-
OUT USING A CAPACITOR ON PIN 3 OR WHEN A
LOW VALUE OSCILLATOR CAPACITOR IS USED
9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]