FDG6322C(1998) Ver la hoja de datos (PDF) - Fairchild Semiconductor
Número de pieza
componentes Descripción
Fabricante
FDG6322C Datasheet PDF : 12 Pages
| |||
Electrical Characteristics (continued)
SWITCHING CHARACTERISTICS (Note 2)
Symbol Parameter
Conditions
Type Min Typ Max Units
tD(on)
Turn - On Delay Time
tr
Turn - On Rise Time
N-Channel
VDD = 5 V, ID = 0.5 A,
VGS = 4.5 V, RGEN = 50 Ω
N-Ch
P-Ch
N-Ch
P-Ch
5
10 nS
7
15
4.5 10 nS
8
16
tD(off)
Turn - Off Delay Time
tf
Turn - Off Fall Time
P-Channel
VDD = -5 V, ID = -0.5 A,
VGS = -4.5 V, RGEN = 50 Ω
N-Ch
P-Ch
N-Ch
P-Ch
4
8
nS
55 80
3.2
7
nS
35 60
Qg
Total Gate Charge
Qgs
Gate-Source Charge
N-Channel
VDS= 5 V, ID = 0.22 A,
VGS = 4.5 V
P- Channel
N-Ch
P-Ch
N-Ch
P-Ch
0.29 0.4 nC
1.1 1.5
0.12
nC
0.31
Qgd
Gate-Drain Charge
VDS = -5 V, ID = -0.41 A,
VGS = -4.5 V
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS
N-Ch
0.03
nC
P-Ch
0.29
IS
Maximum Continuous Drain-Source Diode Forward Current
N-Ch
P-Ch
0.25 A
-0.25
VSD
Drain-Source Diode Forward Voltage
VGS = 0 V, IS = 0.5 A (Note 2)
N-Ch
0.8 1.2 V
VGS = 0 V, IS = -0.5 A (Note 2)
P-Ch
-0.85 -1.2
Notes:
1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. RθJC is guaranteed
by design while RθCA is determined by the user's board design. RθJA = 415OC/W on minimum mounting pad on FR-4 board in still air.
2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%.
FDG6322C Rev.F
Share Link: 