YSS912C-F Ver la hoja de datos (PDF) - Yamaha Corporation

Número de pieza

componentes Descripción

Fabricante

YSS912C-F

Dolby Digital (AC-3) / Pro Logic / DTS decoder + Sub DSP

Yamaha Corporation 

YSS912C

Format diagram for read/write timing

When /CS=1, the SO output becomes high-impedance.

* Be sure to set /CSB to “1” when making an access to the control register.

The sound field processing program used for Sub DSP is down-loaded by using the /CSB, SCK, and SI terminals.

Please refer to Application manual for the details of Sub DSP.

4. External Interface

RAMA0-16, RAMD0-7, RAMCEN, RAMOEN, RAMWEN

An external SRAM can be connected to Sub DSP.

5. General purpose I/O ports

OPORT0-7, IPORT0-7

OPORT0-7 terminals are output ports for general purpose.

Data written on the register (address 0x04) are outputted from these terminals.

IPORT0-7 terminals are input ports for general purpose.

Data inputted to these terminals can be read from the register (address 0x05).

6. Initial clear

/IC

This LSI requires initial clear when turning on the power.

7. LSI test terminals

TEST

Leave the test terminals open in normal use.

7

Share Link: