YDA136 Ver la hoja de datos (PDF) - Yamaha Corporation

Número de pieza

componentes Descripción

Fabricante

YDA136

STEREO 60W-100W DIGITAL AUDIO POWER AMPLIFIER CONTROLLER

Yamaha Corporation 

YDA136

●Clock Input

YDA136 operates synchronizing with 4.19MHz clock.

Be sure to connect a 4.16MHz CERALOCK or to supply a clock to YDA136 from the outside.

Be sure to always supply a clock except protection reset mode and hard mute mode.

When using a CERALOCK, be sure to set MSSEL terminal to “L” and to set YDA136 to a master mode.

In case of supplying a clock from the outside, be sure to set MSSL terminal to “H” and to set YDA136 to a slave mode.

Master mode

Be sure to set MSSEL terminal to “L.”

Connects CELALOCK to XI and XO terminal.

Be sure to set the oscillation frequency to 4.19MHz.

At this time, a master clock (4.19MHz) is output from a MCKIO terminal.

Slave mode

Be sure to set MSSEL terminal to “H.”

Be sure to input a master clock (4.19MHz) into a MCKIO terminal.

At this time, be sure to set XI terminal to “L” and set XO terminal to open state.

When making a multi channel amplifier by using multiple YDA136, a system with little interference between channels can

be constituted by using one YDA136 in master mode, and using the remainder in slave mode as shown in the following

figure.

●AM Reception Interference Reduction Function

YDA136 outputs the pulse made by modulating the career clock, which is made by dividing the input master clock.

In order to reduce cross talk caused by the coincidence between harmonics of the output pulse and AM radio frequency,

YDA136 has the changing (frequency hopping) function of two carrier clock frequencies.

A carrier clock frequency can be chosen by the control register CF.

●Off-time Setup Function

A setup of an off-time is individually possible for YDA136

to the High-Side driver and Low-Side driver of Lch and each

200

Rch.

180

Off-time adjustment of the Low-Side driver of Lch and each

160

Rch is possible by the capacitor that is connected to a

140

DLYLL terminal and a DLYLR terminal.

120

Moreover, off-time adjustment of the High-Side driver of

100

Lch and each Rch is possible by the capacitor connected to a

DLYHL terminal and a DLYHR terminal.

80

Relation between capacitance value of the capacitor and the

60

relation of an off-time is shown in the figure.

40

(Under characteristic adjustment)

20

0

0pF

Off time delay (Typical)

50pF

100pF

Capacitor value

150pF

19

Share Link: