DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADV7175 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Fabricante
ADV7175 Datasheet PDF : 36 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Mnemonic
P15-P0
CLOCK
HSYNC
FIELD/VSYNC
BLANK
SCRESET/RTC
VREF
RSET
COMP
COMPOSITE
RED/CHROMA/V
GREEN/LUMA/Y
BLUE/COMPOSITE/U
SCLOCK
SDATA
ALSB
RESET
VAA
GND
ADV7175/ADV7176
PIN DESCRIPTION
Input/Output Function
I
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7–P0) or
16-Bit YCrCb Pixel Port (P15–P0). P0 represents the LSB.
I
TTL Clock Input. Requires a stable 27 MHz reference Clock for proper operation.
Alternatively a 24.52 MHz (NTSC) or 29.5 MHz (PAL) can be used for square pixel
operation.
I/O
HSYNC (Modes 1 & 2) Control Signal. This pin may be configured to output (Mas-
ter Mode) or accept (Slave Mode) Sync signals.
I/O
Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may
be configured to output (Master Mode) or accept (Slave Mode) these control signals.
I/O
Video Blanking Control Signal. The pixel inputs are ignored when this is logic level
“0.” This signal is optional.
I
This pin can be configured as an input by setting MR22 and MR21 of Mode
Register 2. It can be configured as a subcarrier reset pin, in which case a high to low
transition on this pin will reset the subcarrier to field 0. Alternatively it may be con-
figured as a Real Time Control (RTC) input.
I/O
Voltage Reference Input for DACs or Voltage Reference Output (1.2 V).
I
A 150 resistor connected from this pin to GND is used to control full-scale ampli-
tudes of the video signals.
O
Compensation Pin. Connect a 0.1 µF capacitor from COMP to VAA.
O
PAL/NTSC Composite Video Output. Full-Scale Output is 180IRE (1286 mV) for
NTSC and 1300 mV for PAL.
O
RED/S-VHS C/V Analog Output.
O
GREEN/S-VHS Y/Y Analog Output.
O
BLUE/Composite/U Analog Output.
I
MPU Port Serial Interface Clock Input.
I/O
MPU Port Serial Data Input/Output.
I
TTL Address Input. This signal set up the LSB of the MPU address.
I
The input resets the on chip timing generator and sets the ADV7175/ADV7176 into
default mode. This is NTSC operation, Timing Slave Mode 0, 8-bit operation, 2 ×
composite & S VHS out.
P
+5 V Supply.
G
Ground Pin.
PIN CONFIGURATION
44 43 42 41 40 39 38 37 36 35 34
VAA 1
P5 2
P6 3
P7 4
P8 5
P9 6
P10 7
P11 8
P12 9
GND 10
VAA 11
PIN 1
IDENTIFIER
ADV7175/ADV7176
PQFP
TOP VIEW
(Not to Scale)
33 VREF
32 COMPOSITE
31 BLUE/COMPOSITE/U
30 VAA
29 GND
28 VAA
27 GREEN/LUMA/Y
26 RED/CHROMA/V
25 COMP
24 SDATA
23 SCLOCK
12 13 14 15 16 17 18 19 20 21 22
REV. A
–5–

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]