X24042 Ver la hoja de datos (PDF) - Xicor -> Intersil

Número de pieza

componentes Descripción

Fabricante

X24042

Serial E2PROM

Xicor -> Intersil 

X24042

DEVICE ADDRESSING

Following a start condition the master must output the

address of the slave it is accessing. The most significant

four bits of the slave address are the device type

identifier (see Figure 4). For the X24042 this is fixed as

1010[B].

Figure 4. Slave Address

DEVICE TYPE

IDENTIFIER

HIGH

ORDER

WORD

ADDRESS

1 0 1 0 A2 A1 A0 R/W

DEVICE

ADDRESS

3849 FHD F09

The next two significant bits addresses a particular

device. A system could have up to four X24042 devices

on the bus (see Figure 10). The four addresses are

defined by the state of the A1 and A2 input.

The next bit of the slave address is an extension of the

array’s address and is concatenated with the eight bits

of address in the word address field, providing direct

access to the whole 512 x 8 array.

Figure 5. Byte Write

The last bit of the slave address defines the operation to

be performed. When set to one a read operation is

selected, when set to zero a write operation is selected.

Following the start condition, the X24042 monitors the

SDA bus comparing the slave address being transmit-

ted with its slave address (device type and state of the

A2 and A1 inputs). Upon a correct compare the X24042

outputs an acknowledge on the SDA line. Depending on

the state of the R/W bit, the X24042 will execute a read

or write operation.

WRITE OPERATIONS

Byte Write

For a write operation, the X24042 requires a second

address field. This address field is the word address,

comprised of eight bits, providing access to any one of

the 512 words in the selected page of memory. Upon

receipt of the word address the X24042 responds with

an acknowledge, and awaits the next eight bits of data,

again responding with an acknowledge. The master

then terminates the transfer by generating a stop condi-

tion, at which time the X24042 begins the internal write

cycle to the nonvolatile memory. While the internal write

cycle is in progress the X24042 inputs are disabled, and

the device will not respond to any requests from the

master. Refer to Figure 5 for the address, acknowledge

and data transfer sequence.

S

T

BUS ACTIVITY: A

MASTER

R

T

SLAVE

ADDRESS

WORD

ADDRESS

S

DATA

T

O

P

SDA LINE

S

P

BUS ACTIVITY:

X24042

A

A

A

C

C

C

K

K

K

3849 FHD F10

5

Share Link: