VIPER53 Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Fabricante

VIPER53

OFF LINE PRIMARY SWITCH

STMicroelectronics 

VIPer53DIP / VIPer53SP

Figure 16: Standby Mode Implementation

ton

3

600ns

Minimum

turn on

350ns

1

2

VVCCOOMMPPsodff

VC OMPb l

VCOMP

PIN

PRST

PSTBY

3

FSWstby

1

2

FSWnom

FSW

actually an equivalent number of switching pulses

per second, rather than a fixed switching

frequency, as the device is working in burst mode.

As long as the power remains below PRST the

output of the regulation loop remains stuck at

VCOMPsd and the converter works in burst mode.

Its “density” increases (i.e. the number of missing

cycles decreases) as the power approaches PRST

and resumes finally normal operation at point 1.

The hysteresis cannot be seen on the switching

frequency, but the COMP pin voltage which

passes brutally at that power level from point 3 to

point 1.

The power points value PRST and PSTBY are

defined by the following formulas:

PRST

=

1--

2

⋅

FSWnom

⋅

(

tb1

+

t

d)2

⋅

V

2

IN

⋅

--1----

Lp

PSTBY = 12-- ⋅ FSWnom ⋅ Ip2(VCOMPbl) ⋅ Lp

Where Ip(VCOMPbl) is the peak Power MOSFET

current corresponding to a compensation voltage

of VCOMPbl (1V), that is to say about 250 mA. Note

that the power point PSTBY where the converter is

going into burst mode doesn’t depend on the input

voltage.

The standby frequency FSWstb y is given by:

FSWstby

=

P----S---T---B---Y-

PRST

⋅

FSWnom

The ratio between the nominal switching frequency

and the standby one can be as high as 4,

depending on the Lp value and input voltage.

HIGH VOLTAGE START-UP CURRENT

SOURCE

An integrated high voltage current source provides

a bias current from the DRAIN pin during the start-

up phase. This current is partially absorbed by

internal control circuits in standby mode with

reduced consumption and also supplies the

external capacitor connected to the VDD pin. As

soon as the voltage on this pin reaches the high

voltage threshold VDDon of the UVLO logic, the

device turns into active mode and starts switching.

The start-up current generator is switched off, and

the converter should normally provide the needed

current on the VDD pin through the auxiliary

winding of the transformer, as shown on figure 14

or 15.

The external capacitor CVDD on the VDD pin must

be sized according to the time needed by the

converter to start-up, when the device starts

switching. This time tss depends on many

parameters, among which transformer design,

output capacitors, soft start feature and

compensation network implemented on the COMP

pin and possible secondary feedback circuit. The

following formula can be used for defining the

minimum capacitor needed:

CVDD

>

I---D---D----1----⋅---t--s---s

VDDhyst

Figure 17 shows a typical start-up event. VDD

starts from 0 V with a charging current IDDch1 at

about 9 mA. When about VDDoff is reached, the

Figure 17: Startup Waveforms

IDD

IDD1

t

IDDch2

IDDch1

VDD

tss

VDDreg

VDDst

VDDsd

tsu

t

15/24

Share Link: