TDA8416 Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Fabricante

TDA8416

TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control

Philips Electronics 

Philips Semiconductors

TV and VTR stereo/dual sound processor

with integrated filters and I2C-bus control

Preliminary specification

TDA8416

De-matrix and de-emphasis

Depending on the results of the identification circuit (mono, stereo or dual sound) the AF signals at the inputs E1 and E2

are converted to the signals at E1* and E2* as listed in Table 1.

Table 1 Transmitter status (1)

TRANSMITTER STATUS

mono

stereo

dual sound

E1

0.7(L+R)

0.7(L+R)

0.7A

E2

−

2R

B

E1*

2(L+R)

4L

2A

E2*

−

4R

2B

Note

1. L = left channel signal;

R = right channel signal;

A = first sound channel signal;

B = second sound channel signal

This section of the circuit also performs the de-emphasis (50 µs time constant) with a high degree of accuracy.

AF switch

The AF switch is used to switch to either the internal sound sources (E1* or E1* and E2*) or, to the external sound source

(E3 and E4) and is controlled via the I2 C-bus.

Source selector

The source selector is used to connect the outputs from the AF switch to the outputs A1 to A4 as illustrated by Table 5.

The selector is controlled via the I2 C-bus.

Muting

In this mode the AF outputs A1 to A4 are muted, and the identification circuit is deactivated (mono). The muting is active

after power-on reset or as a result of user control (via the mute input and bit CR3 of the control byte of the mute and port

control register; see Table 4).

Sound mute

If the switch register is set to (00) hex, (sound mute) only the AF outputs are muted, the identification circuit is still active

and can be read (status register) via the I2 C-bus.

Power-on reset

The following actions are carried out by the internal power-on reset when it is active:

• The AF outputs are muted

• The identification circuit is deactivated (mono)

• The control ports (C1 and C2) are set LOW

• The I2 C-bus transceiver is initialized

November 1989

6

Share Link: