RF2153 Ver la hoja de datos (PDF) - RF Micro Devices
Número de pieza
componentes Descripción
Fabricante
RF2153 Datasheet PDF : 12 Pages
| |||
RF2153
Pin Function Description
Interface Schematic
1
VCC2
Power supply for second stage and interstage match. Pins 1, 15 and 16
should be connected by a common trace where the pins contact the
printed circuit board.
2
GND2
Ground for second stage. Keep traces physically short and connect
immediately to ground plane for best performance. This ground should
be isolated from the backside ground contact on top metal layer.
2
3
VCC1
Power supply for first stage and interstage match. VCC should be fed See pin 4.
through a 1.5nH inductor terminated with a 15pF capacitor on the sup-
ply side.
4
RF IN
RF input. An external 15pF series capacitor is required as a DC block
VCC1
and also provides for an input VSWR of <2:1 typical.
5
6
7
8
9
10
11
12
13
14
15
16
Pkg
Base
GND1
VPD1
VMODE
VPD2
BIAS GND
RF OUT
RF OUT
RF OUT
2FO
VCC
VCC2
VCC2
GND
RF IN
From Bias
Network GND1
Ground for first stage. Keep traces physically short and connect imme-
diately to ground plane for best performance. This ground should be
isolated from the backside ground contact on top metal layer.
Power Down control for first and second stages. When this pin is “low”,
all first and second stage circuits are shut off. When this pin is 2.8V, all
first stage circuits are operating normally. VPD1 requires a regulated
2.8V for the amplifier to operate properly over all specified temperature
and voltage ranges. A dropping resistor from a higher regulated voltage
may be used to provide the required 2.8V.
For full power operation, MODE is set low. VMODE will reduce the bias
current by up to 50% when set HIGH. Large Signal Gain is reduced
approximately 1.5dB at 29dBm POUT and Small Signal Gain is reduced
approximately 6dB. An external series resistor is optional to limit the
amount of current required by the VMODE pin.
Power Down control for the third stage. When this pin is “low”, the third
stage circuit is shut off. When this pin is 2.8V, the third stage circuit is
operating normally. VPD requires a regulated 2.8V for the amplifier to
operate properly over all specified temperature and voltage ranges. A
dropping resistor from a higher regulated voltage may be used to pro-
vide the required 2.8V. A 15pF high frequency bypass capacitor is rec-
ommended.
Requires a 15nH inductor.
See pin 4.
RF output and power supply for final stage. This is the unmatched col-
lector output of the third stage. A DC block is required following the
matching components. The biasing may be provided via a parallel L-C
set for resonance at the operating frequency of 1850MHz to 1910MHz.
It is important to select an inductor with very low DC resistance with a
1A current rating. Alternatively, shunt microstrip techniques are also
applicable and provide very low DC resistance. Low frequency bypass-
ing is required for stability.
Same as pin 12.
RF OUT
From Bias
Network
See pin 10.
Same as pin 12.
See pin 10.
Second harmonic trap. Keep traces physically short and connect imme-
diately to ground plane. This ground should be isolated from backside
ground contact.
Supply for bias reference and control circuits. High frequency bypass-
ing may be necessary.
Same as pin 1.
Same as pin 1.
Ground connection. The backside of the package should be soldered to
a top side ground pad which is connected to the ground plane with mul-
tiple vias. The pad should have a short thermal path to the ground
plane.
2-170
Rev A18 001114
Share Link: 