DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STI5189 Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza
componentes Descripción
Fabricante
STI5189 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
Introduction
STi5189
– Multi-plane video/graphics composition with alpha blending, typical four-plane use
case (background color + still plane + video plane + OSD plane), and integrated
Tile RAM bandwidth saver for enhanced performance
– High quality horizontal and vertical reformatting and resizing, with sample rate
conversion/filtering for video and graphics
– 8 bpp CLUT and 16 bpp true color graphics formats supported
– Advanced anti-flicker filtering
– De-interlacing SD to 480p/576p for HDMI output
Display output
– PAL/NTSC/SECAM encoder
– Encoding of CGMS, Teletext, WSS, VPS, Closed Caption
– MacrovisionTM 7.1D copy protection
– Four 10-bit video DACs, outputting RGB/CVBS/YC analog video signals
– High drive-capability on one of the video DACs for CVBS output without buffering
– 8-bit digital video output (DVO), compliant with ITU-R BT 601/656 formats
– 54 MHz output data rate on DVO supporting 480p/576p output over 8 bits
DVR capable transport sub-system
– TS reception from internal QPSK demodulator
– External TS interface for a second stream input from external tuner/demodulator
– Dual internal TS from memory for network/IP stream input and DVR playback
– TS output for routing to DVB-CI module
– DVB-compliant, triple-stream transport de-multiplexing
DVB, DES, Multi2 descrambling
DVR supported with HDD attachment via EIDE (PIO mode) or USB 2.0
Multi-channel flexible DMA Controller
Connectivity
– 10/100 Ethernet MAC with MII/RMII interface to external PHY
– USB 2.0 Host Controller with ULPI interface to external PHY
On-chip STB Peripherals
– Two Smartcard Interfaces with integrated clock generation
– Four UARTs with Tx and Rx FIFOs
– Three SSCs for I²C/SPI master/slave interfaces, one of which can be dedicated for
tuner control with minimum tuner disturbance
– Five 8-bit GPIO banks with alternate functions
– Infrared transmitter/receiver
– PWM
– CEC line controller
System services
– All clocks generated from a single external crystal
– Integrated DCO for clock recovery
– Low power/RTC/watchdog controller
– JTAG/TAP interface
4/9
Doc ID 15458 Rev 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]