STD10NM60N, STF10NM60N, STP10NM60N, STU10NM60N
3
Test circuits
Test circuits
Figure 16. Switching times test circuit for
resistive load
Figure 17. Gate charge test circuit
9''
9'
9*6
5*
3:
5/
P)
'87
P) 9''
9
Nȍ
Nȍ
Q)
9L 9 9*0$;
)
,* &2167
Nȍ
:
'87
9*
Nȍ
3:
$0Y
Nȍ
$0Y
Figure 18. Test circuit for inductive load
switching and diode recovery times
Figure 19. Unclamped inductive load test circuit
*
ȍ
$
'
'87
6
%
$$
)$67
',2'(
/ +
%
%
)
'
*
5*
6
)
9''
9L
/
9'
)
)
9''
,'
'87
$0Y
Figure 20. Unclamped inductive waveform
9%5'66
9'
3Z
$0Y
Figure 21. Switching time waveform
WRQ
WGRQ
WU
WRII
WGRII WI
9''
,'0
,'
9''
9'6
9*6
$0Y
$0Y
DocID028726 Rev 1
9/28
28