DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST10R172LT1 Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza
componentes Descripción
Fabricante
ST10R172LT1
ST-Microelectronics
STMicroelectronics ST-Microelectronics
ST10R172LT1 Datasheet PDF : 68 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ST10R172L - PIN DESCRIPTION
RSTIN 79
RSTOUT 80
NMI
81
P6.0-
P6.7
82-89
82
...
86
87
88
89
I
5T Reset Input with Schmitt-Trigger characteristics. Resets the
device when a low level is applied for a specified duration while
the oscillator is running. An internal pullup resistor enables
power-on reset using only a capacitor connected to VSS. With
a bonding option, the RSTIN pin can also be pulled-down for
512 internal clock cycles for hardware, software or watchdog
timer triggered resets
O 5T Internal Reset Indication Output. This pin is set to a low level
when the part is executes hardware-, software- or watchdog
timer reset. RSTOUT remains low until the EINIT (end of ini-
tialization) instruction is executed.
I
5S Non-Maskable Interrupt Input. A high to low transition at this
pin causes the CPU to vector to the NMI trap routine.
If it is not used, NMI should be pulled high externally.
I/O 5T An 8-bit bidirectional I/O port. Port 6 is bit-wise programmable
for input or output via direction bits. For a pin configured as
input, the output driver is put into high-impedance state. Port 6
outputs can be configured as push/pull or open drain drivers.
The following Port 6 pins have alternate functions:
O 5T P6.0
CS0
Chip Select 0 Output
... ... ...
...
...
O 5T P6.4
CS4
Chip Select 4 Output
I
5T P6.5
HOLD
External Master Hold Request Input
(Master mode: O, Slave mode: I)
I/O 5T P6.6
HLDA
Hold Acknowledge Output
O 5T P6.7
BREQ
Bus Request Output
Table 1 Pin definitions
9/68
1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]