AD667 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza

componentes Descripción

Fabricante

AD667

Microprocessor-Compatible 12-Bit D/A Converter

Analog Devices 

AD667

Model

AD667A

AD667B

Min Typ

Max Min Typ

Max

DIGITAL INPUTS

Resolution

Logic Levels (TTL, Compatible, TMIN–TMAX)1

VIH (Logic “l’’)

VIL (Logic “0”)

IIH (VIH = 5.5 V)

IIL (VIL = 0.8 V)

TRANSFER CHARACTERISTICS

ACCURACY

Linearity Error @ +25°C

TA = TMIN to TMAX

Differential Linearity Error @ +25°C

TA = TMIN to TMAX

Gain Error2

Unipolar Offset Error2

Bipolar Zero2

DRIFT

Differential Linearity

Gain (Full Scale) TA = 25°C to TMIN or TMAX

Unipolar Offset TA = 25°C to TMIN or TMAX

Bipolar Zero TA = 25°C to TMIN or TMAX

CONVERSION SPEED

Settling Time to ± 0.01% of FSR for

FSR Change (2 kΩʈ500 pF Load)

with 10 kΩ Feedback

with 5 kΩ Feedback

For LSB Change

Slew Rate

ANALOG OUTPUT

Ranges4

Output Current

Output Impedance (DC)

Short Circuit Current

REFERENCE OUTPUT

External Current

POWER SUPPLY SENSITIVITY

VCC = +11.4 V to +16.5 V dc

VEE = –11.4 V to –16.5 V dc

POWER SUPPLY REQUIREMENTS

Rated Voltages

Range4

Supply Current

+11.4 V to +16.5 V dc

–11.4 V to –16.5 V dc

TEMPERATURE RANGE

Specification

Storage

12

+2.0

+5.5

0

+0.8

3

10

1

5

+1/4

؎1/2

± 1/2

؎3/4

± 1/2

؎3/4

Monotonicity Guaranteed

± 0.1

؎0.2

±1

؎2

± 0.05

؎0.1

±2

±5

± 30

±1

±3

±5

± 10

3

4

2

3

1

10

± 2.5, ± 5, ± 10,

+5, +10

±5

0.05

40

9.90 10.00

0.1 1.0

10.10

5

10

5

10

± 12, ± 15

؎11.4

؎16.5

8

12

20

25

–25

+85

–65

+150

12

+2.0

+5.5

0

+0.8

3

10

1

5

± 1/8

؎1/4

± 1/4

؎1/2

± 1/4

؎1/2

Monotonicity Guaranteed

± 0.1

؎0.2

±1

؎2

± 0.05

؎0.1

±2

±5

± 15

±3

± 10

3

4

2

3

1

10

± 2.5, ± 5, ± 10,

+5, +10

±5

0.05

40

9.90 10.00

0.1

1.0

10.10

5

10

5

10

± 12, ± 15

؎11.4

؎16.5

8

12

20

25

–25

+85

–65

+150

AD667S

Min

Typ Max

Units

+2.0

0

3

1

12

Bits

+5.5

V

+0.7

V

10

µA

5

µA

± 1/8 ؎1/2

± 1/8 ؎3/4

± 1/4 ؎3/4

Monotonicity Guaranteed

± 0.1 ؎0.2

±1

؎2

± 0.05 ؎0.1

LSB

LSB

LSB

LSB

% FSR3

LSB

% of FSR

±2

± 15 ؎30

؎3

؎10

ppm of FSR/°C

ppm of FSR/°C

ppm of FSR/°C

ppm of FSR/°C

3

4

µs

2

3

µs

1

µs

10

V/µs

± 2.5, ± 5, ± 10,

V

+5, +10

±5

mA

0.05

Ω

40

mA

9.90

10.00 10.10 V

1.0

mA

5

10

5

10

ppm of FS/%

ppm of FS/%

± 12, ± 15

V

؎11.4

؎16.5 V

8

12

mA

20

25

mA

–55

+125

°C

–65

+150

°C

TIMING DIAGRAMS

WRITE CYCLE #1

(Load First Rank from Data Bus; A3 = 1)

WRITE CYCLE #2

(Load Second Rank from First Rank; A2, A1, A0 = 1)

REV. A

–3–

Share Link: