SST25VF016B Ver la hoja de datos (PDF) - Silicon Storage Technology

Número de pieza

componentes Descripción

Fabricante

SST25VF016B

16 Mbit SPI Serial Flash

Silicon Storage Technology 

16 Mbit SPI Serial Flash

SST25VF016B

Write-Enable (WREN)

The Write-Enable (WREN) instruction sets the Write-

Enable-Latch bit in the Status Register to 1 allowing Write

operations to occur. The WREN instruction must be exe-

cuted prior to any Write (Program/Erase) operation. The

WREN instruction may also be used to allow execution of

Data Sheet

the Write-Status-Register (WRSR) instruction; however,

the Write-Enable-Latch bit in the Status Register will be

cleared upon the rising edge CE# of the WRSR instruction.

CE# must be driven high before the WREN instruction is

executed.

CE#

MODE 3

SCK MODE 0

0 1 2345 6 7

SI

06

MSB

SO

HIGH IMPEDANCE

1271 WREN.0

FIGURE 17: Write Enable (WREN) Sequence

Write-Disable (WRDI)

The Write-Disable (WRDI) instruction resets the Write-

Enable-Latch bit and AAI bit to 0 disabling any new Write

operations from occurring. The WRDI instruction will not

terminate any programming operation in progress. Any pro-

gram operation in progress may continue up to TBP after

executing the WRDI instruction. CE# must be driven high

before the WRDI instruction is executed.

CE#

MODE 3

SCK MODE 0

0 1 2345 6 7

SI

04

MSB

SO

HIGH IMPEDANCE

1271 WRDI.0

FIGURE 18: Write Disable (WRDI) Sequence

Enable-Write-Status-Register (EWSR)

The Enable-Write-Status-Register (EWSR) instruction

arms the Write-Status-Register (WRSR) instruction and

opens the status register for alteration. The Write-Status-

Register instruction must be executed immediately after the

execution of the Enable-Write-Status-Register instruction.

This two-step instruction sequence of the EWSR instruc-

tion followed by the WRSR instruction works like SDP (soft-

ware data protection) command structure which prevents

any accidental alteration of the status register values. CE#

must be driven low before the EWSR instruction is entered

and must be driven high before the EWSR instruction is

executed.

©2008 Silicon Storage Technology, Inc.

17

S71271-03-000

9/08

Share Link: