83C196KB Ver la hoja de datos (PDF) - Intel

Número de pieza

componentes Descripción

Fabricante

83C196KB

Advanced 16-bit CHMOS microcomputer ROMless

Intel 

AUTOMOTIVE 8XC196KB

Figure 2 The 8XC196KB Family Nomenclature

270679 – 3

ARCHITECTURE

The 8XC196KB is a member of the 8096 family as

such has the same architecture and uses the same

instruction set as the 8096 Many new features have

been added on the 8CX196KB including

Timer 2 has an independent capture register on ris-

ing edges of (P2 7)

HSO line events are stored in a register

HSO has CAM lock and CAM clear commands

CPU FEATURES

Divide by 2 instead of divide by 3 clock for a 1 5c

performance improvement

Faster instructions especially indexed indirect data

operations

1 725 ms 16 x 16 multiply with 16 MHz clock (is

6 25 ms on the 8096)

Faster interrupt response (almost twice as fast)

Powerdown and Idle Modes

6 new instructions

8 new interrupt vectors 6 new interrupt sources

PERIPHERAL FEATURES

SFR window switching allows read-only SFRs to be

written and vice-versa

Timer 2 can count up and down by external selec-

tion

New baud rate values are needed for serial port

which enables higher speeds in all modes

Double buffered serial port transmit register (before

only receive was double buffered)

Serial port receive overrun and framing error detec-

tion

PWM has a divide by 2 prescaler

HOLD HLDA bus protocol

THERMAL CHARACTERISTICS

PLCC

iJA

iJC

Max Case

Temperature

35 C W

12 C W

135 C

NEW INSTRUCTIONS

PUSHA PUSHes the PSW IMASK IMASK1 and

WSR (used instead of PUSHF when us-

ing the new interrupts and registers)

POPA

POPs the PSW IMASK IMASK1 and

WSR (used instead of POPF when using

the new interrupts and registers)

2

Share Link: