DS2405(1999) Ver la hoja de datos (PDF) - Dallas Semiconductor -> Maxim Integrated

Número de pieza

componentes Descripción

Fabricante

DS2405
(Rev.:1999)

Addressable Switch

Dallas Semiconductor -> Maxim Integrated 

DS2405

3. The master reads 1 bit from the 1-Wire bus. Each device will respond by placing the value of the first

bit of its respective ROM data onto the 1-Wire bus. Devices 1 and 4 will place a 0 onto the 1-Wire

bus; that is, they pull it low. Devices 2 and 3 will send a 1 by allowing the line to stay high. The result

is the logical AND of all devices on the line; therefore the master reads a 0. The master will issue

another read time slot. Since the ROM Search command is being executed, all devices respond to this

second read by placing the complement of the first bit of their respective ROM data onto the 1-Wire

Bus. Devices 1 and 4 will send a 1; devices 2 and 3 will send a 0. Thus the 1-Wire bus will be pulled

low. The master again reads a 0 for the complement of the first ROM data bit. This tells the master

that there are devices on the bus that have a 0 in the first position and others that have a 1. If all

devices had a 0 in this bit position, the reading would be 01; if the bit position contained a 1, the result

would be 10. (Note that the 11 condition indicates that no devices are present on the 1-Wire bus.)

4. The master now decides to write a 0 on the 1-Wire bus. This deselects Devices 2 and 3 for the

remainder of the search pass, leaving only devices 1 and 4 participating in the search process.

5. The master performs two more reads and receives a 0 followed by a 1 bit. This indicates that all active

devices have a 0 in this bit position of their ROM.

6. The master then writes a 0 to keep devices 1 and 4 selected.

7. The master executes two reads and receives two 0 bits. This again indicates that both 1 and 0 exist as

the third bit of the ROM of the active devices.

8. The master again writes a 0. This deselects device 1, leaving device 4 as the only active device.

9. Subsequent reads to the end of the ROM will not show bit conflicts. Therefore, they directly tell the

master the ROM contents of the active device. After having learned any new ROM bit, the master has

to resend this bit to keep the device selected. As soon as all ROM bits of the device are known and the

last bit is resent by the master, the device is ready to output the state of the PIO pin using additional

read time slots.

10. The master must learn the other devices’ ROM data. Therefore, it starts another ROM Search

sequence by repeating steps 1 through 7.

11. At the highest bit position, where the master wrote a 0 at the first pass (step 8), it now writes a 1. This

deselects device 4, leaving device 1 active.

12. As in step 9, subsequent reads to the end of the ROM will not show bit conflicts. This completes the

second ROM Search pass where the master has learned another ROM’s contents.

13. The master must learn the other devices’ ROM data. Therefore, it starts another ROM Search

sequence by repeating steps 1 to 3.

14. At the second highest bit position where the master wrote a 0 at the first pass (step 4), it now writes a

1. This deselects devices 1 and 4, leaving devices 2 and 3 active.

15. The master sends two read time slots and receives two 0 bits, indicating a bit conflict.

16. The master again decides to write a 0. This deselects device 3, leaving device 2 as the only active

device.

17. As in step 9, subsequent reads to the end of the ROM will not show bit conflicts. This completes the

third ROM Search pass where the master has learned another ROM’s contents.

6 of 15

102299

Share Link: