SI4113-D-GM Ver la hoja de datos (PDF) - Silicon Laboratories

Número de pieza

componentes Descripción

Fabricante

SI4113-D-GM

DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOs FOR WIRELESS COMMUNICATIONS

Silicon Laboratories 

Si4133

Table 5. RF and IF Synthesizer Characteristics

(VDD = 2.7 to 3.6 V, TA = –40 to 85 °C)

Parameter1

Symbol Test Condition

Min Typ Max Unit

XIN Input Frequency

Reference Amplifier Sensitivity

fREF

VREF

2

—

26

MHz

0.5

—

VDD

VPP

+0.3 V

Phase Detector Update Frequency

RF1 VCO Center Frequency Range

RF1 VCO Tuning Range2

f

f= fREF/R

0.010 —

1.0

MHz

fCEN

947

— 1720 MHz

Extended frequency 1850

—

2050 MHz

operation

RF2 VCO Center Frequency Range

RF Tuning Range from fCEN

IF VCO Center Frequency Range

IFOUT Tuning Range

fCEN

fCEN

Note: LEXT ±10%

with IFDIV

789

–5

526

62.5

— 1429 MHz

—

5

%

—

952 MHz

—

1000 MHz

IFOUT Tuning Range from fCEN

RF1 VCO Pushing

Note: LEXT ±10%

Open loop

–5

—

5

%

—

500

— kHz/V

RF2 VCO Pushing

—

400

— kHz/V

IF VCO Pushing

—

300

— kHz/V

RF1 VCO Pulling

RF2 VCO Pulling

IF VCO Pulling

RF1 Phase Noise

VSWR = 2:1, all

phases, open loop

1 MHz offset

—

400

—

kHzPP

—

300

—

kHzPP

—

100

—

kHzPP

—

–132

— dBc/Hz

RF1 Integrated Phase Error

10 Hz to 100 kHz

—

0.9

— degrees

rms

RF2 Phase Noise

1 MHz offset

—

–134

— dBc/Hz

RF2 Integrated Phase Error

10 Hz to 100 kHz

—

0.7

— degrees

rms

IF Phase Noise

100 kHz offset

—

–117

— dBc/Hz

IF Integrated Phase Error

100 Hz to 100 kHz

—

0.4

— degrees

rms

Notes:

1. f = 200 kHz, RF1 = 1.6 GHz, RF2 = 1.2 GHz, IFOUT = 550 MHz, LPWR = 0, for all parameters unless otherwise noted.

2. Extended frequency operation only. VDD  3.0 V, QFN only, VCO Tuning Range fixed by directly shorting the RFLA and

RFLB pins. See Application Note 41 for more details on the Si4133 extended frequency operation.

3. From powerup request (PWDN or SEN during a write of 1 to bits PDIB and PDRB in Register 2) to RF and IF

synthesizers ready (settled to within 0.1 ppm frequency error).

4. From powerdown request (PWDN, or SENduring a write of 0 to bits PDIB and PDRB in Register 2) to supply current

equal to IPWDN.

8

Rev. 1.61

Share Link: