AD8842 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD8842 Datasheet PDF : 13 Pages
| |||
AD8842–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS (VDD = +5 V, VSS = –5 V, All VINx = +3 V, TA = –40°C to +85°C, unless otherwise noted.)
Parameter
Symbol Conditions
Min
Typ Max Units
STATIC ACCURACY—All Specifications Apply for DACs A, B, C, D, E, F, G, H
Resolution
N
Integral Nonlinearity Error
INL
Differential Nonlinearity
DNL
All Devices Monotonic
Full-Scale Gain Error
Output Offset
Output Offset Drift
GFSE
VBZE
TCVBZ
PR = 0, Sets D = 80H
PR = 0, Sets D = 80H
VOLTAGE INPUTS—Applies to All Inputs VINx
Input Voltage Range1
IVR
Input Resistance
RIN
Input Capacitance
CIN
DAC OUTPUTS—Applies to All Outputs VOUTx
Voltage Range1
OVR
Output Current
IOUT
Capacitive Load
CL
RL = 10 kΩ
∆VOUT < 1.5 LSB
No Oscillation
DYNAMIC PERFORMANCE—Applies to All DACs
Full Power Gain Bandwidth1
Slew Rate
GBW
VINx = ± 3 VP, RL = 2 kΩ, CL = 10 pF
Measured 10% to 90%
Positive
Negative
Total Harmonic Distortion
Spot Noise Voltage
Output Settling Time
Channel-to-Channel Crosstalk
SR+
SR–
THD
eN
tS
CT
∆VOUTx = +5.5 V
∆VOUTx = –5.5 V
VINx = 4 V p-p, D = FFH, f = 1 kHz,
fLPF = 80 kHz, RL = 1 kΩ
f = 1kHz, VIN = 0 V
±1 LSB Error Band, D = 00H to FFH
D = FFH to 00H
Measured Between Adjacent
Channels, f = 100 kHz
Digital Feedthrough
Q
VINx = 0 V, D = 0 to 25510
POWER SUPPLIES
Positive Supply Current
Negative Supply Current
Power Dissipation2
Power Supply Rejection
Power Supply Range
IDD
ISS
PDISS
PSRR
PSR
PR = 0 V
PR = 0 V
PR = 0 V, ∆VDD = ± 5%
VDD, |VSS|
DIGITAL INPUTS
Logic High
VIH
Logic Low
VIL
Input Current
IL
Input Capacitance
CIL
Input Coding
DIGITAL OUTPUT
Logic High
Logic Low
TIMING SPECIFICATIONS1
Input Clock Pulse Width
Data Setup Time
Data Hold Time
CLK to SDO Propagation Delay
DAC Register Load Pulse Width
Preset Pulse Width
Clock Edge to Load Time
Load Edge to Next Clock Edge
VOH
IOH = –0.4 mA
VOL
IOL = 1.6 mA
tCH, tCL
tDS
tDH
tPD
tLD
tPR
tCKLD
tLDCK
NOTES
1Guaranteed by design, not subject to production test.
2Calculated limit = 5 V × (IDD + ISS).
Specifications subject to change without notice.
8
Bits
±0.2 ±1
LSB
±0.4 ±1
LSB
2
LSB
5
25
mV
5
µV/°C
±3
±4
V
12
19
kΩ
9
pF
±3
±4
V
±3
mA
500
pF
10
50
0.5
1.0
1.0
1.8
0.01
78
2.9
5.4
72
5
kHz
V/µs
V/µs
%
nV/√Hz
µs
µs
dB
nV-s
10
14
mA
9
13
mA
95
135 mW
0.0001 0.01 %/%
4.75
5.00 5.25 V
2.4
V
0.8
V
± 10 µA
7
pF
Offset Binary
3.5
V
0.4
V
60
ns
40
ns
20
ns
80
ns
70
ns
50
ns
30
ns
60
ns
–2–
REV. A
Share Link: 