DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

4271-52 Ver la hoja de datos (PDF) - Peregrine Semiconductor Corp.

Número de pieza
componentes Descripción
Fabricante
4271-52
PEREGRINE
Peregrine Semiconductor Corp. PEREGRINE
4271-52 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
PE4271
Product Specification
Figure 3. Pin Configuration
VDD 1
GND 2
RF1 3
Exposed
Solder Pad
(bottom side)
6 RF2
5 GND
4 CTRL
Table 2. Pin Descriptions
Pin
Pin
No. Name
Description
1
VDD
Nominal 3V supply connection.
2
GND Ground connection. 2
3
RF1
RF port. 1
CMOS or TTL logic level:
4
CTRL
High = RF1 to RF2 signal path
Low = RF1 isolated from RF2
5
GND Ground connection. 3
6
RF2
RF port. 1
Notes: 1. Both RF pins must be held at 0 VDC or require external DC
blocking capacitors
2. The exposed pad must be soldered to the ground plane for
proper switch performance.
Table 3. Absolute Maximum Ratings
Symbol Parameter/Condition Min
VDD Power supply voltage
-0.3
VI
Voltage on CTRL input
-0.3
TST Storage temperature
-65
TOP Operating temperature
-40
PIN
Input power (50),
CTRL=1/CTRL=0
VESD
ESD voltage
(Human Body Model)
Max
4.0
5.5
150
85
33/24
500
Unit
V
V
°C
°C
dBm
V
Absolute Maximum Ratings are those values listed
in the above table. Exceeding these values may
cause permanent device damage. Functional
operation should be restricted to the limits in the DC
Electrical Specifications table. Exposure to absolute
maximum ratings for extended periods may affect
device reliability.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS™
devices are immune to latch-up.
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 2 of 8
Table 4. DC Electrical Specifications
Parameter
VDD Power Supply
IDD Power Supply Current
(VDD = 3V, VCTRL = 3V)
Control Voltage High
Control Voltage Low
Min
2.7
0.7xVDD
0
Typ
3.0
8
Max
3.3
20
5
0.3xVDD
Unit
V
µA
V
V
Figure 4. Typical Application Block Diagram
CATVin
2-way
Splitter
Premium
Channel
Filter
PE4271
CATVout
PE4271
Table 5. Control Logic Truth Table
Control Voltage (CTRL)
High1
Low
Signal Path (RF1 to RF2)
ON
OFF
Notes: 1. CTRL accepts both CMOS and TTL voltage leads.
Electrostatic Discharge (ESD) Precautions
When handling this UltraCMOS™ device, observe
the same precautions that you would use with other
ESD-sensitive devices. Although this device
contains circuitry to protect it from damage due to
ESD, precautions should be taken to avoid
exceeding the rating specified in Table 3.
Device Description
The PE4271 high isolation SPST CATV Switch is
designed to support CATV applications such as
premium channel service connect/disconnect switch
blocks. This function is typically performed by bulky
and expensive mechanical switches. The high
isolation characteristics (60 dB at 1 GHz, 85 dB at
5 MHz), high compression point, and an integrated
75 (0.25 watt) input termination make the PE4271
an ideal, low cost solution.
The control logic input pin (CTRL) is typically driven
by a 3-volt CMOS logic level signal, and has a
threshold of 50% of VDD. For flexibility to support
systems that have 5-volt control logic drivers, the
control logic input has been designed to handle a 5-
volt logic HIGH signal. (A minimal current will be
sourced out of the VDD pin when the control logic
input voltage level exceeds VDD.)
Document No. 70-0149-03 UltraCMOS™ RFIC Solutions

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]