Њ˃ʳ ́ ̆
No DCLK
Њ˃ʳ ́ ̆
Valid data
DθˊΚ˃ι
Source output
Gate output
VGL Ш 0 V
PD024OX8
Valid data
During No DCLK , Hsync and Vsync can be stopped.
But in all other cases Hysnc and Vsync must be active.
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page 11