EM78R911 Ver la hoja de datos (PDF) - ELAN Microelectronics

Número de pieza

componentes Descripción

Fabricante

EM78R911

8-bit micro-controller

ELAN Microelectronics 

EM78911

8-bit micro-controller

VII.Functional Descriptions

VII.1 Operational Registers

1. R0 (Indirect Addressing Register)

* R0 is not a physically implemented register. It is useful as indirect addressing pointer. Any instruction using

R0 as register actually accesses data pointed by the RAM Select Register (R4).

2. R1 (TCC)

* Increased by an external signal edge applied to TCC , or by the instruction cycle clock.

Written and read by the program as any other register.

3. R2 (Program Counter)

* The structure is depicted in Fig. 4.

* Generates 16K × 13 on-chip ROM addresses to the relative programming instruction codes.

* "JMP" instruction allows the direct loading of the low 10 program counter bits.

* "CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.

* "RET'' ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.

* "MOV R2,A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are

cleared to "0''.

* "ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are

cleared to "0''.

* "TBL" allows a relative address be added to the current PC, and contents of the ninth and tenth bits don't

change. The most significant bit (A10~A13) will be loaded with the content of bit PS0~PS3 in the status register

(R5) upon the execution of a "JMP'', "CALL'', "ADD R2,A'', or "MOV R2,A'' instruction.

CALL

PC A13 A12 A11 A10 A9 A8 A7~A0

0000 PAGE0 0000~03FF

0001 PAGE1 0400~07FF

RET

RETL

RETI

0010 PAGE3 0800~0BFF

STACK1

STACK2

STACK3

STACK4

STACK5

STACK6

STACK7

STACK8

1110 PAGE14 3800~3BFF

1111 PAGE15 3C00~3FFF

Fig.4 Program counter organization

5

Share Link: