P89C51RD Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Fabricante

P89C51RD

80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM

Philips Electronics 

Philips Semiconductors

80C51 8-bit Flash microcontroller family

8KB/16KB/32KB/64KB ISP/IAP Flash with 512B/512B/512B/1KB RAM

Preliminary data

P89C51RA2/RB2/RC2/RD2xx

Table 1. Special Function Registers (Continued)

SYMBOL

DESCRIPTION

DIRECT

BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION

ADDRESS MSB

LSB

RESET

VALUE

D7

D6

D5

D4

D3

D2

D1

D0

PSW*

Program Status Word

D0H

CY

AC

F0

RS1 RS0

OV

F1

P 00000000B

RCAP2H# Timer 2 Capture High

CBH

00H

RCAP2L# Timer 2 Capture Low

CAH

00H

SADDR# Slave Address

A9H

00H

SADEN# Slave Address Mask

B9H

00H

SBUF

Serial Data Buffer

SCON*

SP

Serial Control

Stack Pointer

TCON* Timer Control

99H

9F

9E

9D

9C

9B

9A

99

98H SM0/FE SM1 SM2 REN TB8 RB8

TI

81H

8F

8E

8D

8C

8B

8A

89

88H

TF1

TR1

TF0

TR0

IE1

IT1

IE0

xxxxxxxxB

98

RI 00H

07H

88

IT0 00H

CF

CE

CD

CC

CB

CA

C9

C8

T2CON* Timer 2 Control

C8H

TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2 00H

T2MOD# Timer 2 Mode Control

C9H

–

–

–

–

–

– T2OE DCEN xxxxxx00B

TH0

Timer High 0

8CH

00H

TH1

Timer High 1

8DH

00H

TH2#

Timer High 2

CDH

00H

TL0

Timer Low 0

8AH

00H

TL1

Timer Low 1

8BH

00H

TL2#

Timer Low 2

CCH

00H

TMOD Timer Mode

89H GATE C/T

M1

M0 GATE C/T

M1

M0 00H

WDTRST Watchdog Timer Reset A6H

* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

– Reserved bits.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an

inverting amplifier. The pins can be configured for use as an

on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be

driven while XTAL2 is left unconnected. Minimum and maximum

high and low times specified in the data sheet must be observed.

This device is configured at the factory to operate using 12 clock

periods per machine cycle, referred to in this datasheet as “12-clock

mode”. It may be optionally configured on commercially available

Flash programming equipment or via ISP or via software to operate

at 6 clocks per machine cycle, referred to in this datasheet as

“6-clock mode”. (This yields performance equivalent to twice that of

standard 80C51 family devices). Also see next page.

2002 Jul 18

10

Share Link: