DS1010-500 Ver la hoja de datos (PDF) - Dallas Semiconductor -> Maxim Integrated
Número de pieza
componentes Descripción
Fabricante
DS1010-500 Datasheet PDF : 6 Pages
| |||
www.dalsemi.com
DS1010
10-Tap Silicon Delay Line
FEATURES
All-silicon time delay
10 taps equally spaced
Delays are stable and precise
Leading and trailing edge accuracy
Delay tolerance ±5% or ±2 ns, whichever is
greater
Economical
Auto-insertable, low profile
Standard 14-pin DIP or 16-pin SOIC
Low-power CMOS
TTL/CMOS-compatible
Vapor phase, IR and wave solderable
Custom delays available
Fast turn prototypes
PIN ASSIGNMENT
IN1 1
14
VCC
NC 2
TAP 2 3
TAP 4 4
TAP 6 5
TAP 8 6
GND 7
13 TAP 1
12 TAP 3
IN1 1 16 VCC
NC 2 15 NC
11 TAP 5
NC 3 14 TAP 1
TAP 2 4 13 TAP 3
10 TAP 7 TAP 4 5 12 TAP 5
9 TAP 9 TAP 6 6 11 TAP 7
TAP 8 7 10 TAP 9
8 TAP 10
GND 8
9 TAP 10
DS1010 14-Pin DIP (300-mil) DS1010S 16-Pin SOIC
See Mech. Drawings Section
(300-mil)
See Mech. Drawings Section
PIN DESCRIPTION
TAP 1 - TAP 10 - TAP Output Number
VCC
- 5 Volts
GND
- Ground
NC
- No Connection
IN
- Input
DESCRIPTION
The DS1010 series delay line has ten equally spaced taps providing delays from 5 ns to 500 ns. The
devices are offered in a standard 14-pin DIP which is pin-compatible with hybrid delay lines.
Alternatively, a 16-pin SOIC is available for surface mount technology which reduces PC board area.
Since the DS1010 is an all-silicon solution, better economy is achieved when compared to older methods
using hybrid techniques. The DS1010 series delay lines provide a nominal accuracy of ±5% or ±2 ns,
whichever is greater. The DS1010 reproduces the input logic state at the TAP 10 output after a fixed
delay as specified by the dash number extension of the part number. The DS1010 is designed to produce
both leading and trailing edge with equal precision. Each tap is capable of driving up to 10 74LS type
loads. Dallas Semiconductor can customize standard products to meet special needs. For special requests
and rapid delivery, call (972) 371-4348.
1 of 6
111799
Share Link: 