NCP1246B100DR2G Ver la hoja de datos (PDF) - ON Semiconductor

Número de pieza

componentes Descripción

Fabricante

NCP1246B100DR2G

Fixed Frequency Current Mode Controller for Flyback Converters

ON Semiconductor 

NCP1246

ELECTRICAL CHARACTERISTICS (For typical values TJ = 25°C, for min/max values TJ = ï40°C to +125°C, VHV = 125 V,

VCC = 11 V unless otherwise noted)

Characteristics

Test Condition

Symbol

Min

Typ

Max

OSCILLATOR

Maximum duty cycle (corresponding to

maximum on time at maximum switching

frequency)

fOSC = 65 kHz

fOSC = 100 kHz

DMAX

ï

80

ï

Frequency jittering amplitude, in percentage

of FOSC

Frequency jittering modulation frequency

FREQUENCY FOLDBACK

Ajitter

Fjitter

±4

±6

±8

85

125

165

Feedback voltage threshold below which

frequency foldback starts

VFB(foldS)

1.8

2.0

2.2

Feedback voltage threshold below which

frequency foldback is complete

VFB(foldE)

0.8

0.9

1.0

Minimum switching frequency

OUTPUT DRIVER

VFB = Vskip(in) + 0.1

fOSC(min)

23

27

32

Rise time, 10 to 90% of VCC

VCC = VCC(min) + 0.2 V,

CDRV = 1 nF

trise

ï

40

70

Fall time, 90 to 10% of VCC

VCC = VCC(min) + 0.2 V,

CDRV = 1 nF

tfall

ï

40

70

Current capability

VCC = VCC(min) + 0.2 V,

CDRV = 1 nF

DRV high, VDRV = 0 V

DRV low, VDRV = VCC

IDRV(source)

ï

500

ï

IDRV(sink)

ï

800

ï

Clamping voltage (maximum gate voltage)

VCC = VCCmax – 0.2 V, DRV high, VDRV(clamp)

11

13.5

16

RDRV = 33 kW, Cload = 220 pF

Highïstate voltage drop

VCC = VCC(min) + 0.2 V,

VDRV(drop)

ï

ï

1

RDRV = 33 kW, DRV high

CURRENT SENSE

Input Pullïup Current

Maximum internal current setpoint

Propagation delay from VIlimit detection to

DRV off

VCS = 0.7 V

VFB > 3.5 V

VCS = VILIM

Ibias

VILIM

tdelay

ï

1

ï

0.66 0.70 0.74

ï

80

110

Leading Edge Blanking Duration for VILIM

(Note 7)

tLEB

200

250

320

Threshold for immediate fault protection

activation

VCS(stop)

0.95 1.05 1.15

Leading Edge Blanking Duration for VCS(stop)

Softïstart duration

Frozen current setpoint

INTERNAL SLOPE COMPENSATION

From 1st pulse to VCS = VILIM

tBCS

tSSTART

VI(freeze)

90

120

150

8

11

14

275

300

325

Slope of the compensation ramp

FEEDBACK

Scomp(65kHz)

ï

ï32.5

ï

Scomp(100kHz)

ï

ï50

ï

Internal pullïup resistor

TJ = 25°C

RFB(up)

15

20

25

VFB to internal current setpoint division ratio

KFB

4.7

5

5.3

6. Internal supply current only, currents sourced via FB pin is not included (current is flowing in GND pin only).

7. Guaranteed by design.

8. CS pin source current is a sum of Ibias and IOPC, thus at VHV = 125 V is observed the Ibias only, because IOPC is switched off.

Unit

%

%

Hz

V

V

kHz

ns

ns

mA

V

V

mA

V

ns

ns

V

ns

ms

mV

mV /

ms

kW

ï

http://onsemi.com

6

Share Link: