MT8840AE Ver la hoja de datos (PDF) - Mitel Networks
Número de pieza
componentes Descripción
Fabricante
MT8840AE Datasheet PDF : 8 Pages
| |||
ISO2-CMOS MT8840
A.C. Characteristics - VDD=5.0V±5% VSS=0V T=0 - 85°C (All voltages are referenced to VSS/GND)
Characteristics
Sym Min Typ Max Unit
Test Conditions
1
Crystal/Clock Frequency
2
Clock Input (OSC 1)
fC 3.5759 3.5795 3.5831 MHz OSC1, OSC2
3
Rise Time
4D
Fall Time
5I
Duty Cycle
6
G
I
Clock Output (OSC 2)
7T
Rise Time
8A
Fall Time
9L
Duty Cycle
10 I
Capacitive Load
11 / Clock Output (CK32)
12 O
Rise Time
13
Fall Time
14
Duty Cycle
15
Capacitive Load
16 Warbler Frequency (TCO)
17 Low Tone Frequency
18
T
O
19 N High Tone Frequency
20 E
tLHCI
tHLCI
DCCI 40
tLHCO
tHLCO
DCCO
CLCO
FC32
tLH32
tHL32
DC32
CL32
fW
fLT
fHT
32508
7.935
352
1036
440
1295
21 Harmonic Relationship
C
22 A Warbler Output (TCO)
23 L
Rise Time
24 L
Fall Time
25
E
R
Duty Cycle
26 Output Level (TCO)
27
fHT/fLT
tLHWO
tHLWO
DCWO
VTCC
28 M Modulated Frequency
29 O Output Level (TxO)
fMOD
VTxO 225
30 D Output Level (TxO)
31 U
L
variation vs. VDD
32 A Transmit Data Input (TxDI)
VTxO
33 T
Rise Time
34 O
Fall Time
35 R Data Rate (TxDI)
tLHTxDI
tHLTxDI
fData
36 D Input Impedance (RxI)
ZIN
37 E Valid Input Level - Data (RxI)
M
VRxI
40
38 O Valid Input Level - Data + Voice VRxI
39 D Receive Data Output (RxDO)
U
40 L
Rise Time
fData
41 A
T
42 O
Fall Time
Capacitive Load
43 R
Duty Cycle
40
50
100
100
50
32541
100
100
50
7.945
390
1148
487
1434
1.25
500
500
50
VDD
0.625
32541
250
100
2
50
2
100
100
50
100
100
60
30
32574
100
7.955
428
1260
535
1574
270
100
100
400
3.0
100
60
ns 10% - 90% of (VDD - VSS)
ns
%
ns CL = 30pF, 3.58MHz ext.
ns clock to OSC1
%
pF
Hz fc = 3.5795MHz
ns 10% - 90% of (VDD - VSS)
ns CL = 100pF
%
pF
Hz fc = 3.5795MHz ± 0.1%
Hz FATC = 0, fc= 3.5795MHz
Hz FATC = VDD, fc= 3.5795MHz
Hz FATC = 0, fc= 3.5795MHz
Hz FATC = VDD, fc= 3.5795MHz
ns 100KΩ load to VRef
ns CL = 30pF, MTC = 0
%
Vpp MTC = 0
Vpp MTC = 1 (100KΩ load to VRef)
Hz
mVpp VDD = 5V
%
ns
ns
k/bits See Note 1
KΩ 32 kHz Input Frequency
mVpp See Note 2
Vpp
kbit/s
ns 10% - 90% of (VDD - VSS)
ns CL = 100pF
pF
%
Notes: 1.
2.
All A.C. parameters are based on a typical data rate of 2 kbit/s.
Measured with no external resistor to DET input. Detection level internally set to 2.36V typical.
5-9
Share Link: 