MM74C905 Ver la hoja de datos (PDF) - Fairchild Semiconductor
Número de pieza
componentes Descripción
Fabricante
MM74C905 Datasheet PDF : 8 Pages
| |||
Typical Applications
12-Bit Successive Approximation A-to-D Converter,
Operating in Continuous 8–Bit Truncated Mode
12-Bit Successive Approximation A-to-D Converter, Operating in
Continuous Mode, Drives the 50k/100k Ladder Network Directly
Definition of Terms
CP: Register clock input.
CC: Conversion complete—this output remains at VOUT(1)
during a conversion and goes to VOUT(0) when conversion
is complete.
D: Serial data input—connected to comparator output in A-
to-D applications.
E: Register enable —this input is used to expand the
length of the register. When E is at VIN(1) Q11 is forced to
VOUT(1) and inhibits conversion. When not used for expan-
sion E must be connected to VIN(0) (GND).
Q11: True register MSB output.
Q11: Complement of register MSB output.
Qi (i = 0 to 11): Register outputs.
S: Start input—holding start input at VIN(0) for at least one
clock period will initiate a conversion by setting MSB (Q11)
at VOUT(0) and all other output (Q10–Q0) at VOUT(1). If set-
up time requirements are met, a conversion may be initi-
ated by holding start input at VIN(0) for less than one clock
period.
DO: Serial data output—D input delayed by one clock
period.
7
www.fairchildsemi.com
Share Link: 