MICRF220 Ver la hoja de datos (PDF) - Micrel
Número de pieza
componentes Descripción
Fabricante
MICRF220 Datasheet PDF : 17 Pages
| |||
Micrel, Inc.
Pin Configuration
MICRF220
MICRF220AYQS
Pin Description
Pin
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin
Name
RO1
GNDRF
ANT
GNDRF
VDD
SQ
SEL0
SHDN
GND
DO
SEL1
CTH
CAGC
RSSI
NC
RO2
Pin Function
Reference resonator connection to the Pierce oscillator. May also be driven by external reference signal of
200mVp-p to 1.5V p-p amplitude maximum. Internal capacitance of 7pF to GND during normal operation.
Ground connection for ANT RF input. Connect to PCB ground plane.
Antenna Input: RF Signal Input from Antenna. Internally AC coupled. It is recommended to use a matching
network with an inductor-to-RF ground to improve ESD protection.
Ground connection for ANT RF input. Connect to PCB ground plane.
Positive supply connection for all chip functions. Bypass with 0.1μF capacitor located as close to the VDD pin
as possible.
Squelch Control Logic-Level Input. An internal pull-up (5μA typical) pulls the logic-input HIGH when the device
is enabled. A logic LOW on SQ squelches, or reduces, the random activity on DO pin when there is no RF
input signal.
Demodulator Filter Bandwidth Select Logic-Level Input. This pin has an internal pull-up (3μA typical) when the
chip is on. Use in conjunction with SEL1 to control demodulation bandwidth.
Shutdown Control Logic-Level Input. A logic-level LOW enables the device. A logic-level HIGH places the
device in low-power shutdown mode. An internal pull-up (5μA typical) pulls the logic input HIGH.
Ground connection for all chip functions except for RF input. Connect to PCB ground plane.
Data Output. Demodulated data output. A current limited CMOS output during normal operation, 25kΩ pull-
down is present when device is in shutdown.
Demodulator Filter Bandwidth Select Logic-Level Input. This pin has an internal pull-up (3μA typical) when the
chip is on. Use in conjunction with SEL0 to Demodulation bandwidth.
Demodulation Threshold Voltage Integration Capacitor. Connect a 0.1μF capacitor from CTH pin-to-GND to
provide a stable slicing threshold.
AGC Filter Capacitor. Connect a capacitor from this pin to GND. Refer to the AGC Loop and CAGC section for
information on the capacitor value.
Received Signal Strength Indicator. The voltage on this pin is an inversed amplified version of the voltage on
CAGC. Output is from a switched capacitor integrating op amp with 250Ω typical output impedance.
No Connect. Leave this pin floating.
Reference resonator connection to the Pierce oscillator. Internal capacitance of 7pF to GND during normal
operation.
August 2010
2
M9999-082610-A
Share Link: 