MCP6242 Ver la hoja de datos (PDF) - Microchip Technology

Número de pieza

componentes Descripción

Fabricante

MCP6242

50 µA, 550 kHz Rail-to-Rail Op Amp

Microchip Technology 

4.6 PCB Surface Leakage

In applications where low input bias current is critical,

PCB (printed circuit board) surface leakage effects

need to be considered. Surface leakage is caused by

humidity, dust or other contamination on the board.

Under low humidity conditions, a typical resistance

between nearby traces is 1012Ω. A 5V difference would

cause 5 pA of current to flow, which is greater than the

MCP6241/1R/1U/2/4 family’s bias current at 25°C

(1 pA, typical).

The easiest way to reduce surface leakage is to use a

guard ring around sensitive pins (or traces). The guard

ring is biased at the same voltage as the sensitive pin.

An example of this type of layout is shown in

Figure 4-7.

VIN-

VIN+

VSS

MCP6241/1R/1U/2/4

4.7 Application Circuits

4.7.1

MATCHING THE IMPEDANCE AT

THE INPUTS

To minimize the effect of offset voltage in an amplifier

circuit, the impedances at the inverting and non-

inverting inputs need to be matched. This is done by

choosing the circuit resistor values so that the total

resistance at each input is the same. Figure 4-8 shows

a summing amplifier circuit.

VIN2

VIN1

RG2

RG1

VDD

RX

RY

RZ

RF

–

MCP6241

+

VOUT

Guard Ring

FIGURE 4-7:

Example Guard Ring Layout

for Inverting Gain.

1. Non-inverting Gain and Unity-Gain Buffer:

a. Connect the non-inverting pin (VIN+) to the

input with a wire that does not touch the

PCB surface.

b. Connect the guard ring to the inverting input

pin (VIN–). This biases the guard ring to the

common mode input voltage.

2. Inverting Gain and Transimpedance Amplifiers

(convert current to voltage, such as photo

detectors):

a. Connect the guard ring to the non-inverting

input pin (VIN+). This biases the guard ring

to the same reference voltage as the op

amp (e.g., VDD/2 or ground).

b. Connect the inverting pin (VIN–) to the input

with a wire that does not touch the PCB

surface.

FIGURE 4-8:

Summing Amplifier Circuit.

To match the inputs, set all voltage sources to ground

and calculate the total resistance at the input nodes. In

this summing amplifier circuit, the resistance at the

inverting input is calculated by setting VIN1, VIN2 and

VOUT to ground. In this case, RG1, RG2 and RF are in

parallel. The total resistance at the inverting input is:

Where:

RVIN –

=

----------------------1-----------------------

⎛

⎝

----1-----

RG1

+

----1-----

RG2

+

R--1--F--⎠⎞

RVIN– = total resistance at the inverting input

At the non-inverting input, VDD is the only voltage

source. When VDD is set to ground, both RX and RY are

in parallel. The total resistance at the non-inverting

input is:

RVIN+

=

------------1------------

⎛

⎝

--1----

RX

+

R--1--Y- ⎠⎞

+ RZ

Where:

RVIN+ = total resistance at the inverting

input

To minimize offset voltage and increase circuit

accuracy, the resistor values need to meet the

condition:

RVIN+ = RVIN–

© 2008 Microchip Technology Inc.

DS21882D-page 13

Share Link: