DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MC44145 Ver la hoja de datos (PDF) - Motorola => Freescale

Número de pieza
componentes Descripción
Fabricante
MC44145
Motorola
Motorola => Freescale Motorola
MC44145 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
MC44145
LOOP FILTER CALCULATION
This section is not intended as a complete loop theory; its
aim is merely to point out the peculiarities of the loop, and
provide the user with enough information for the filter
components selection. For a more in–depth covering, the
cited reference should be consulted, especially [1].
The following remarks apply to the loop:
The loop frequency is 15 kHz.
In spite of the sampled nature of the loop, a continuous
time approximation is possible if the loop bandwidth is
sufficiently small.
Ripple on VC is a function of the loop bandwidth
The loop is a type II, 3rd order; however, since C2 is
small, the pole it creates is far removed from the low
frequency dominant poles, and the loop can be analyzed
as a 2nd order loop.
These remarks apply to the PFD:
Phase and frequency sensitive.
Independent of duty cycle.
PFD has 3 allowed states: up, down, hi–Z
The VCO is always pulled in the right direction (during
acquisition).
PFD gain is higher near lock.
The last two remarks imply that only the higher value need
be taken into account, as acquisition will be slower, but
always in the proper direction, whereas the higher gain will
enter the action as soon as the error reaches ±2π.
The following values are selected and defined (see Block
Diagram):
C2 = C/10 or less, to satisfy the requirement that the effect
of C2 on the low frequency response of the loop be minimal,
and similar to a second order loop.
ζ = 0.707 for the damping factor.
ωi = 15625 x 2π the input pulsation.
τ = RC as the loop filter.
Κ = Κo x Ιp x R/(2 x π x N) the loop gain.
Κ= Κ x τ = 4ζ2 is the “normalized” loop gain.
Κo = 57 x 106 [rad/Vs] (9.0 MHz/V).
Stability analysis, with C2 = C/10 and Κ= 2 (ζ = 0.707)
gives a minimum value of 7.5 for the ratio ωi/Κ and to have
some margin, a reasonable value can be 15 to 20 or higher [1].
Selecting ωi/Κ = 20, gives : Κ = ωi/20 5000.
With Κ= 2, τ = 2/Κ = 400 µs.
Using Κ = Κo x Ιp x R/(2 x π x N) and setting Ιp = 60 µA,
and N an average value of 1000, we get R = 9.1 k.
Then for τ = 400 µs, C becomes 47 nF and C2, 4.7 nF.
With these values, the loop natural frequency (ωn) and the
loop bandwidth (ω3dB) can be calculated:
ωn = [(Κo/N) x Ιp/(2πC)1/2 = 3400 and
fn = 3400/2π = 540 Hz.
ω3dB = 2 x ωn = 1080 Hz (valid if ζ is close to 0.707).
References:
[1] Charge–Pump Phase–Lock Loops, Floyd M. Gardner,
IEEE transactions on communications, vol. com–28
no. 11 November 1980
[2] Phaselock Techniques, Floyd M. Gardner, J. Wiley &
Sons, 1979
[3] Phase–Locked Loops, Roland E. Best, McGraw–Hill,
1984
[4] Phase–Locked Loop Systems, Motorola
MOTOROLA ANALOG IC DEVICE DATA
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]