MBM29LV001BC-55PFTR Ver la hoja de datos (PDF) - Fujitsu

Número de pieza

componentes Descripción

Fabricante

MBM29LV001BC-55PFTR

FLASH MEMORY CMOS 1M (128K × 8) BIT

Fujitsu 

MBM29LV001TC-55/-70/MBM29LV001BC-55/-70

Byte Programming

The devices are programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are

two “unlock” write cycles. These are followed by the program set-up command and data write cycles. Addresses

are latched on the falling edge of CE or WE, whichever happens later and the data is latched on the rising edge

of CE or WE, whichever happens first. The rising edge of CE or WE (whichever happens first) begins

programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required

to provide further controls or timings. The device will automatically provide adequate internally generated

program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ7 is equivalent to data written to this

bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 8, Hardware

Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system

at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being

programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the

programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data “0” cannot be

programmed back to a “1”. Attempting to do so may either hang up the device or result in an apparent success

according to the data polling algorithm but a read from read/reset mode will show that the data is still “0”. Only

erase operations can convert “0”s to “1”s.

Figure 17 illustrates the Embedded ProgramTM Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the

“set-up” command. Two more “unlock” write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase

Algorithm command sequence the devices will automatically program and verify the entire memory for an all

zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any

controls or timings during these operations.

The automatic erase begins on the rising edge of the last write pulse in the command sequence and terminates

when the data on DQ7 is “1” (See Write Operation Status section.) at which time the device returns to read the

mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 18 illustrates the Embedded EraseTM Algorithm using typical command strings and bus operations.

15

Share Link: