DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MH89792-1 Ver la hoja de datos (PDF) - Mitel Networks

Número de pieza
componentes Descripción
Fabricante
MH89792-1
Mitel
Mitel Networks Mitel
MH89792-1 Datasheet PDF : 6 Pages
1 2 3 4 5 6
MH89792
Preliminary Information
E2o
1
VDD
2
RxA
3
RxB
4
VSS
5
RxD
6
RxINV
7
CLKF/CLKR
8
LOS
9
LOSP
10
NC
11
RLA
12
RLB
13
TLA
14
TLB
15
NC
16
NC
17
NC
18
TxA
19
TxB
20
Pin Description
Figure 2 - Pin Connections
Pin # Name
Description
1
E2o 2048kHz Extracted clock (Output). This clock is extracted by the device from the received
signal. It is used internally to clock in data received from RLA and RLB.
2
VDD D.C. Power (Input) +5V supply
3
RxA Receiver A (Output). The bipolar CEPT signal received by the device at RLA and RLB
inputs is converted to a unipolar format and output at this pin. This pin should be connected
to the positive receive pin of the framer.
4
RxB Receiver A (Output). This pin should be connected to the negative receive gain pin of the
framer and provides a signal of the same format as RxA.
5
VSS Ground (Input). D.C. power return path.
6
RxD Received Data (Output) This unipolar return to zero format signal is the product of RxA
and RxB logically “OR” ed and is required by some framers.
7
RxINV RxA/RxB inversion (Input). A logic low applied to this pin will invert the outputs RxA and
RxB. A logic high should be applied if no inversion is required.
8
CLKF/ E2o phase selection is achieved by use of this pin. A logic low provides E2o with a
CLKR falling edge coinciding with the centre of the data bit. A logic high provides E2o with a rising
edge.
9
LOS Loss of signal (Output). This pin goes low when 128 continuous zeros are received on the
RLA and RLB inputs. When RxINV and LOS are low RxA and RxB are forced high. When
RxINV is high and LOS is low RxA and RxB are forced low. LOS is reset when 64 ones are
received in two dual E1 framer periods.
10
LOSP Loss of signal Polarity (Input). A logic low applied to this pin will invert LOS. A logic high
should be applied when LOS is required.
11
NC No connection. This pin is not fitted.
12
RLA Received Line A (Input). The A wire or Tip Connection of the E1 receive line should be
connected to this pin.
13
RLB Receive Line B (Input). The B wire or Ring connection of the E1 receive line should be
connected to this pin.
4-224

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]