LT1342 Ver la hoja de datos (PDF) - Linear Technology
Número de pieza
componentes Descripción
Fabricante
LT1342 Datasheet PDF : 8 Pages
| |||
TYPICAL PERFOR A CE CHARACTERISTICS
LT1342
Driver Short-Circuit Current
30
25
ISC+
20
15
ISC–
10
5
0
–55 –25
0 25 50 75 100 125
TEMPERATURE (°C)
LT1342 • TPC10
Receiver Output Waveforms
RX5 OUTPUT
CL = 50pF
RX1 TO RX4
OUTPUT
CL = 50pF
INPUT
VL = 3V
LT1342 • TPC12
Receiver Short-Circuit Current
50
40
RX1 TO RX4
ISC–
30
RX1 TO RX4
ISC+
20
RX5 ISC–
10
RX5 ISC+
0
–55 –25
0 25 50 75 100 125
TEMPERATURE (°C)
LT1342 • TPC11
Driver Output Waveforms
DRIVER OUTPUT
RL = 3k
DRIVER OUTPUT
RL = 3k
CL = 2500pF
INPUT
LT1342 • TPC13
PI FU CTIO S
VCC: 5V Input Supply Pin. This pin should be decoupled
with a 0.1µF ceramic capacitor close to the package pin.
Insufficient supply bypassing can result in low output
drive levels and erratic charge pump operation.
VL: 3V Logic Supply Pin. Provides power to the receiver
outputs. Decouple with a 0.1µF ceramic capacitor.
GND: Ground Pin.
ON/OFF: A TTL/CMOS Compatible Operating Mode Con-
trol. A logic low puts the device in the low power shutdown
mode. Drivers and receivers assume a high impedance
state in shutdown. The transceiver consumes almost no
supply current while in shutdown. A logic high fully
enables the transceiver. An ON/OFF logic low signal super-
sedes the state of the DRIVER DISABLE pin.
DRIVER DISABLE: This pin provides an alternate control
for the charge pump and RS232 drivers. A logic high on
this pin shuts down the charge pump and places all drivers
in a high impedance state. All five receivers remain active
under these conditions. Floating the DRIVER DISABLE pin
or driving it to a logic low level fully enables the trans-
ceiver. A logic low on the ON/OFF pin supersedes the state
of the DRIVER DISABLE pin. Supply current drops to 3mA
when in driver disable mode.
V+: Positive Supply Output (RS232 Drivers). V+ ≈ 2VCC –
1.5V. This pin requires an external charge storage capaci-
tor C ≥ 0.1µF, tied to ground or VCC. With multiple
transceivers, the V + and V – pins may be paralleled into
common charge storage capacitors. Larger value capaci-
tors may be used to reduce supply ripple.
5
Share Link: 