LTM4603 Ver la hoja de datos (PDF) - Linear Technology

Número de pieza

componentes Descripción

Fabricante

LTM4603

6A DC/DC µModule with PLL, Output Tracking and Margining

Linear Technology 

LTM4603/LTM4603-1

PI FU CTIO S (See Package Description for Pin Assignment)

programmed with an additional resistor between VFB and ranges from 0V to 2.4V with 0.7V corresponding to zero

SGND pins. See Applications Information.

sense voltage (zero current).

MARG0 (Pin C12): This pin is the LSB logic input for the

margining function. Together with the MARG1 pin will

determine if margin high, margin low or no margin state

is applied. The pin has an internal pull-down resistor of

50k. See Applications Information.

MARG1 (Pin D12): This pin is the MSB logic input for the

margining function. Together with the MARG0 pin will

determine if margin high, margin low or no margin state

is applied. The pin has an internal pull-down resistor of

50k. See Applications Information.

SGND (Pin H12): Signal Ground. This pin connects to

PGND at output capacitor point.

COMP (Pin A11): Current Control Threshold and Error

Amplifier Compensation Point. The current comparator

threshold increases with this control voltage. The voltage

PGOOD (Pin G12): Output Voltage Power Good Indicator.

Open-drain logic output that is pulled to ground when the

output voltage is not within ±10% of the regulation point,

after a 25µs power bad mask timer expires.

RUN (Pin A10): Run Control Pin. A voltage above 1.9V

will turn on the module, and when below 1.9V, will turn

off the module. A programmable UVLO function can be

accomplished with a resistor from VIN to this pin that has

a 5.1V zener to ground. Maximum pin voltage is 5V.

VOUT_LCL (Pin L12): VOUT connects directly to this pin

to bypass the remote sense amplifier, or DIFFVOUT con-

nects to this pin when remote sense amplifier is used.

VOUT_LCL can be connected to VOUT on the LTM4603-1.

VOUT is internally connected to VOUT_LCL through 50Ω in

the LTM4603-1.

SI PLIFIED BLOCK DIAGRA

VOUT_LCL

>2V = ON

<0.9V = OFF

MAX = 5V RUN

PGOOD

COMP

RFB

40.2k

SGND

MARG1

MARG0

VFB

fSET

MPGM

TRACK/SS

CSS

PLLIN

INTVCC

DRVCC

1M

VOUT

INTERNAL

COMP

60.4k

5.1V

ZENER

POWER CONTROL

33.2k

50k 50k

50k

4.7µF

1.5µF

VIN

+

4.5V TO 28V

CIN

Q1

22µF

Q2

INTVCC

10k

10k

10k

10k

VOUT

2.5V

6A

+

COUT

PGND

VOSNS–

VOSNS+

DIFFVOUT

4603 F01

Figure 1. Simplified LTM4603/LTM4603-1 Block Diagram

4603f

8

Share Link: