LTC2970CUFD-1-PBF Ver la hoja de datos (PDF) - Linear Technology

Número de pieza

componentes Descripción

Fabricante

LTC2970CUFD-1-PBF

Dual I2C Power Supply Monitor and Margining Controller

Linear Technology 

LTC2970/LTC2970-1

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at TA = 25°C.

SYMBOL PARAMETER

CONDITIONS

MIN TYP MAX

tSETUP_TRACK Tracking IDAC Disconnect Delay

LTC2970-1 Only: After the tracking

32

algorithm asserts CPIO_CFG high, the

LTC2970-1 will wait this amount of time

before starting to decrement Chn_a_

delay_track[9:0]. Used while tracking

power supplies off.

tDEC_TRACK Tracking IDAC Decrement Rate

LTC2970-1 Only: The LTC2970-1 changes

88

Chn_a_delay_track[9:0] at this rate.

UNITS

ms

μs/LSB

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: All currents into device pins are positive; all currents out of device

pins are negative. All voltages are referenced to ground unless otherwise

specified.

Note 3: TUE (%) is defined as:

% Gain Error + (INL • 500μV/LSB+ VOS) • 100

VIN

Note 4: Integral nonlinearity (INL) is defined as the deviation of a code

from a straight line passing through the actual endpoints (0V and 6V)

of the transfer curve. The deviation is measured from the center of the

quantization band.

Note 5: Nonlinearity is defined from the first code that is greater than or

equal to the maximum offset specification to code 255 (full-scale).

Note 6: Maximum capacitive load, CB, for SCL and SDA is 400pF. Data and

clock risetime (tr) and falltime (tf) are: (20 + 0.1 • CB)(ns) < tr < 300ns and

(20 + 0.1 • CB)(ns) < tf < 300ns. CB = capacitance of one bus line in pF.

SCL and SDA external pull-up voltage, VIO, is 3V < VIO < 5.5V.

Note 7: This specification is guaranteed by design.

TIMING DIAGRAM

The I2C Bus Specification

SDA

tf

tLOW

SCL

tHD;STA

START

CONDITION

tSU;DAT

tr

tf

tHD;DAT

tHIGH

tHD;STA

tSU;STA

REPEATED START

CONDITION

tSP

tr

tBUF

tSU;STO

STOP

START

CONDITION CONDITION

29701 TD

29701fc

6

Share Link: