2910 Ver la hoja de datos (PDF) - Linear Technology

Número de pieza

componentes Descripción

Fabricante

2910

Octal Positive/Negative Voltage Monitor

Linear Technology 

LTC2910

TYPICAL PERFORMANCE CHARACTERISTICS Specifications are at TA = 25°C and VCC = 3.3V

unless otherwise noted. (Note 2)

⎯R⎯S⎯T, ISINK vs VCC

5

Vn = 0.45V

SEL = VCC

4

RST AT 150mV

3

2

RST AT 50mV

1

RST/⎯R⎯S⎯T Voltage Output Low vs

Output Sink Current

1.0

125°C

0.8

25°C

–40°C

0.6

0.4

0.2

Reset Timeout Period vs

Capacitance

10000

1000

100

10

0

0

1

2

3

4

5

SUPPLY VOLTAGE, VCC (V)

2910 G10

0

0 5 10 15 20 25 30

IRST/RST (mA)

2910 G11

1

0.1

1

10

100

1000

TMR PIN CAPACITANCE, CTMR (nF)

2910 G12

PIN FUNCTIONS

DIS (Pin 13): Output Disable Input. Disables the RST and

⎯R⎯S⎯T output pins. When DIS is pulled high, the RST and

⎯R⎯S⎯T pins are not asserted except during a UVLO condition.

Pin has a weak (2µA) internal pull-down to GND. Leave

pin open if unused.

Exposed Pad (Pin 17, DFN Package): Exposed pad may

be left open or connected to device ground.

GND (Pin 9): Device Ground

REF (Pin 10): Buffered Reference Output. 1V reference

used for the offset of negative-monitoring applications.

The buffered reference sources and sinks up to 1mA.

The reference drives capacitive loads up to 1nF. Larger

capacitive loads may cause instability. Leave pin open if

unused.

RST (Pin 11): Open-Drain Reset Logic Output. Asserts

high when any positive polarity input voltage is below

threshold or any negative polarity input voltage is above

threshold. Held high for an adjustable delay time after all

voltage inputs are valid. Pin has a weak pull-up to VCC and

may be pulled above VCC using an external pull-up. Leave

pin open if unused.

⎯R⎯S⎯T (Pin 12): Open-Drain Inverted Reset Logic Output.

Asserts low when any positive polarity input voltage is

below threshold or any negative polarity input voltage is

above threshold. Held low for an adjustable delay time after

all voltage inputs are valid. Pin has a weak pull-up to VCC

and may be pulled above VCC using an external pull-up.

Leave pin open if unused.

SEL (Pin 14): Input Polarity Select Three-State Input.

Connect to VCC, GND or leave unconnected in open state

to select one of three possible input polarity combinations

(refer to Table 1).

TMR (Pin 15): Reset Delay Timer. Attach an external ca-

pacitor (CTMR) of at least 10pF to GND to set a reset delay

time of 9ms/nF. A 1nF capacitor will generate an 8.5ms

reset delay time. Tie pin to VCC to bypass timer.

V1-V6 (Pin 1, 2, 3, 4, 5 & 6): Voltage Inputs 1 through

6. When the voltage on this pin is below 0.5V, a reset

condition is triggered. Tie pin to VCC if unused.

V7-V8 (Pin 7 & 8): Voltage Inputs 7 and 8. The polarity

of the input is selected by the state of the SEL pin (refer

2910fb

6

Share Link: