DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC2264IUJ-12-TRPBF Ver la hoja de datos (PDF) - Linear Technology

Número de pieza
componentes Descripción
Fabricante
LTC2264IUJ-12-TRPBF
Linear
Linear Technology Linear
LTC2264IUJ-12-TRPBF Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC2265-12/
LTC2264-12/LTC2263-12
CONVERTER CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
LTC2265-12
LTC2264-12
LTC2263-12
PARAMETER
CONDITIONS
MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS
Resolution (No Missing Codes)
l 12
12
12
Bits
Integral Linearity Error
Differential Analog Input (Note 6) l –1 ±0.3 1 –1 ±0.3 1 –1 ±0.3 1
LSB
Differential Linearity Error
Differential Analog Input
l –0.5 ±0.1 0.5 –0.4 ±0.1 0.4 –0.5 ±0.1 0.5
LSB
Offset Error
(Note 7)
l –12 ±3 12 –12 ±3 12 –12 ±3 12
mV
Gain Error
Internal Reference
External Reference
–0.8
–0.8
–0.8
%FS
l –2.4 –0.8 0.6 –2.4 –0.8 0.6 –2.4 –0.8 0.6
%FS
Offset Drift
±20
±20
±20
μV/°C
Full-Scale Drift
Internal Reference
External Reference
±30
±30
±30
ppm/°C
±10
±10
±10
ppm/°C
Gain Matching
External Reference
±0.2
±0.2
±0.2
%FS
Offset Matching
±3
±3
±3
mV
Transition Noise
External Reference
0.32
0.32
0.32
LSBRMS
ANALOG INPUT The l denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VIN
VIN(CM)
VSENSE
Analog Input Range (AIN+ – AIN–)
Analog Input Common Mode (AIN+ + AIN–)/2
External Voltage Reference Applied to SENSE
1.7V < VDD < 1.9V
l
1 to 2
VP-P
Differential Analog Input (Note 8) l VCM – 100mV VCM VCM + 100mV
V
External Reference Mode
l 0.625
1.250
1.300
V
IINCM Analog Input Common Mode Current
IIN1
IIN2
IIN3
tAP
tJITTER
CMRR
Analog Input Leakage Current (No Encode)
PAR/SER Input Leakage Current
SENSE Input Leakage Current
Sample-and-Hold Acquisition Delay Time
Sample-and-Hold Acquisition Delay Jitter
Analog Input Common Mode Rejection Ratio
Per Pin, 65Msps
Per Pin, 40Msps
Per Pin, 25Msps
0 < AIN+, AIN– < VDD
0 < PAR/SER < VDD
0.625 < SENSE < 1.3V
81
50
31
l
–1
l
–3
l
–6
0
0.15
80
μA
μA
μA
1
μA
3
μA
6
μA
ns
psRMS
dB
BW-3B Full-Power Bandwidth
Figure 6 Test Circuit
800
MHz
22654312f
3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]