LTC2223UK(RevA) Ver la hoja de datos (PDF) - Linear Technology
Número de pieza
componentes Descripción
Fabricante
LTC2223UK Datasheet PDF : 28 Pages
| |||
LTC2222/LTC2223
POWER REQUIRE E TS The ● denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 8)
SYMBOL
VDD
OVDD
IVDD
PDISS
PSHDN
PNAP
PARAMETER
Analog Supply Voltage
Output Supply Voltage
Analog Supply Current
Power Dissipation
Shutdown Power
Nap Mode Power
CONDITIONS
(Note 7)
(Note 7)
SHDN = H, OE = H, No CLK
SHDN = H, OE = L, No CLK
LTC2222
MIN TYP MAX
● 3.1 3.3 3.5
● 0.5 3.3 3.6
●
144 162
●
475 535
2
35
LTC2223
MIN TYP MAX
3.1 3.3 3.5
0.5 3.3 3.6
111 123
366 406
2
35
UNITS
V
V
mA
mW
mW
mW
WU
TI I G CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 4)
SYMBOL
PARAMETER
CONDITIONS
LTC2222
MIN TYP MAX
LTC2223
MIN TYP MAX
UNITS
fS
Sampling Frequency
●1
105
1
80
MHz
tL
ENC Low Time
Duty Cycle Stabilizer Off
● 4.5 4.76 500
5.9 6.25 500
ns
Duty Cycle Stabilizer On
● 3 4.76 500
3 6.25 500
ns
tH
ENC High Time
Duty Cycle Stabilizer Off
● 4.5 4.76 500
5.9 6.25 500
ns
Duty Cycle Stabilizer On
● 3 4.76 500
3 6.25 500
ns
tAP
Sample-and-Hold Aperture Delay
tD
ENC to DATA Delay
tC
ENC to CLOCKOUT Delay
DATA to CLOCKOUT Skew
tOE
Output Enable Delay
Pipeline Latency
(Note 7)
(Note 7)
(tC - tD) (Note 7)
(Note 7)
0
● 1.3 2.1 4
● 1.3 2.1 4
● –0.6 0 0.6
●
5
10
5
0
1.3 2.1 4
1.3 2.1 4
–0.6 0 0.6
5
10
5
ns
ns
ns
ns
ns
Cycles
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to ground with GND and OGND
wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they will
be clamped by internal diodes. This product can handle input currents of
greater than 100mA below GND or above VDD without latchup.
Note 4: VDD = 3.3V, fSAMPLE = 105MHz (LTC2222) or 80MHz (LTC2223),
differential ENC+/ENC– = 2VP-P sine wave, input range = 2VP-P with differential
drive, unless otherwise noted.
Note 5: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve. The
deviation is measured from the center of the quantization band.
Note 6: Offset error is the offset voltage measured from –0.5 LSB when the
output code flickers between 0000 0000 0000 and 1111 1111 1111 in 2’s
complement output mode.
Note 7: Guaranteed by design, not subject to test.
Note 8: VDD = 3.3V, fSAMPLE = 105MHz (LTC2222) or 80MHz (LTC2223),
differential ENC+/ENC– = 2VP-P sine wave, input range = 1VP-P with differential
drive.
22223fa
5
Share Link: 