TIMING DIAGRAMS
CONVST
t1 (For Short Pulse Mode)
t1
50%
50%
1859 TD01
t3, t4, t5 (SCK Timing)
t4
t5
SCK
t3
1859 TD03
t8 (SDO Valid After RD↓)
t8
RD
0.4V
Hi-Z
SDO
2.4V
0.4V
1859 TD05
t10 (SDI Setup Time Before SCK↑)
t10
SCK
2.4V
LTC1857/LTC1858/LTC1859
CONVST
t2 (CONVST to BUSY Delay)
t2
2.4V
BUSY
0.4V
1859 TD02
t6 (Delay Time, SCK↓ to SDO Valid)
t7 (Time from Previous Data Remains Valid After SCK↓)
t6
t7
SCK
0.4V
SDO
2.4V
0.4V
1859 TD04
t9 (RD↓ to SCK Setup Time)
t9
RD
0.4V
SCK
2.4V
1959 TD06
t11 (SDI Hold Time After SCK↑)
t11
SCK
2.4V
SDI
2.4V
0.4V
1859 TD07
t12 (SDO Valid Before BUSY↑, RD = 0)
t12
BUSY
2.4V
SDI
2.4V
0.4V
1859 TD08
t13 (BUS Relinquish Time)
t13
RD
2.4V
SDO
2.4V
B15
1859 TD09
SDO
90%
10%
Hi-Z
1859 TD10
185789fb
For more information www.linear.com/LTC1857
9