DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LT1161 Ver la hoja de datos (PDF) - Linear Technology

Número de pieza
componentes Descripción
Fabricante
LT1161 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT1161
APPLICATIONS INFORMATION
spike can play havoc with the power supply and false trip
the current-sense comparator.
Turn-on V/t is controlled by the addition of the simple
network shown in Figure 6. This network takes advantage
of the fact that the MOSFET acts as a source follower
during turn-on. Thus the V/t on the source can be
controlled by controlling the V/t on the gate:
V = V+ VTH
t 105 × C1
where VTH is the MOSFET gate threshold voltage. Multiply-
ing CLOAD times this V/t yields the value of the current
spike. For example, if V+ = 24V, VTH = 2V, and C1 = 0.1µF,
V/t = 2.2V/ms, resulting in a 2.2A turn-on spike into
1000µF. The diode and second resistor in the network
ensure fast current limit turn-off.
When turning off a capacitive load, the source of the
MOSFET can “hang up” if the load resistance does not
discharge CLOAD as fast as the gate is being pulled down.
If this is the case, a diode may have to be added from
source to gate to prevent VGS(MAX) from being exceeded.
V+
V+
DS
LT1161
G
CURRENT LIMIT
DELAY NETWORK
1N4148
CD
RD (10k)
V/t CONTROL NETWORK
1N4148
100k
100k
C1
24V
+
1RFZ24
+
CLOAD
1161 F06
Figure 6. V/t Control and Current Limit Delay
Adding Current Limit Delay
When capacitive loads are being switched or in very noisy
environments, it is desirable to add delay in the drain
current-sense path to prevent false tripping (inductive
loads normally do not need delay). This is accomplished
by the current limit delay network shown in Figure 6. RD
and CD delay the overcurrent trip for drain currents up to
approximately 10 × ISET, above which the diode conducts
and provides immediate turn-off (see Figure 7). To ensure
proper operation of the timer, CD must be CT.
10
1
0.1
0.01
1
10
100
MOSFET DRAIN CURRENT (1 = SET CURRENT)
L1161 F07
Figure 7. Current Limit Delay Time
Printed Circuit Board Shunts
The sheet resistance of 1oz. copper clad is approximately
5 × 10–4/square with a temperature coefficient of
+0.39%/°C. Since the LT1161 drain sense threshold has a
similar temperature coefficient (+0.33%/°C), this offers
the possibility of nearly zero TC current sensing using
“free” drain sense resistors made out of PC trace material.
A conservative approach is to use 0.02" of width for each
1A of current for 1oz. copper. Combining the LT1161 drain
sense threshold with the 1oz. copper sheet resistance
results in a simple expression for width and length:
Width (1oz. Cu) = 0.02" × ISET
Length (1oz. Cu) = 2"
The width for 2oz. copper would be halved while the length
would remain the same.
Bends may be incorporated into the resistor to reduce
space; each bend is equivalent to approximately 0.6 ×
width of straight length. Kelvin connections should be
employed by running separate traces from the ends of the
resistors back to the LT1161 V+ and sense pins. See
Application Note 53 for further information on printed
circuit board shunts.
1161fa
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]