HV507(2001) Ver la hoja de datos (PDF) - Supertex Inc

Número de pieza

componentes Descripción

Fabricante

HV507
(Rev.:2001)

300V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs

Supertex Inc 

Electrical Characteristics (for VDD = 5V, VPP = 300V, TA = 250C)

DC Characteristics

Symbol

Parameter

Min Typ Max Units

IDD

VDD supply current

15 mA

IDDQ

Quiescent VDD supply current

IPP

High voltage supply current

200

µA

0.50 mA

0.50 mA

IIH

High-level logic input current

IIL

Low-level logic input current

VOH

High-level output

HVOUT

265

Data out VDD -1V

VOL

Low-level output

HVOUT

Data out

10

µA

-10

µA

V

V

35

V

1.0

V

VOC

HVOUT clamp voltage

VPP +1.5 V

-30

V

HV507

Conditions

fCLK = 8MHz, fDATA = 4MHz

LE = LOW

All VIN = 0V or VDD

VPP = 300V All outputs high

VPP = 300V All outputs low

VIH = VDD

VIL = 0V

VPP = 300V, IHVOUT = -1mA

IDOUT = -100µA

VDD = 5V, IHVOUT = 1mA

IDOUT = 100µA

IOC = 1mA

IOC = -1mA

AC Characteristics1 (For VDD = 5V, VPP = 300V, TA = 25°C)

Symbol

Parameter

Min Typ

fCLK

Clock frequency

tW

Clock width high and low

62

tSU

Data setup time before clock rises

35

tH

Data hold time after clock rises

30

tWLE

Width of latch enable pulse

80

tDLE

LE delay time after rising edge of clock

35

tSLE

LE setup time before rising edge of clock

40

tON, tOFF

Time from latch enable to HVOUT

tDHL

Delay time clock to data out high to low

tDLH

Delay time clock to data out low to high

tr, tf

All logic inputs

Note:

1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.

Max Units

8 MHz

ns

ns

ns

ns

ns

ns

4

µs

125 ns

125 ns

5

ns

Conditions

CL = 20pF

CL = 20pF

CL = 20pF

Recommended Operating Conditions

Symbol

Parameter

Min

Typ

Max

VDD

Logic supply voltage

VPP

High voltage supply

VIH

High-level input voltage

VIL

Low-level input voltage

TA

Operating free-air temperature

Notes:

Power-up sequence should be the following:

1. Connect ground.

2. Apply VDD.

3. Set all inputs (Data, CLK, Enable, etc.) to a known state.

4.5

5.0

5.5

60

300

VDD -0.9

VDD

0

0.9

0

+70

4. Apply VPP.

5. The VPP should not drop below VDD or float during operation.

Power-down sequence should be the reverse of the above.

2

Units

V

V

V

V

°C

Share Link: