HM9270DM Ver la hoja de datos (PDF) - ELAN Microelectronics
Número de pieza
componentes Descripción
Fabricante
HM9270DM Datasheet PDF : 10 Pages
| |||
HM 9270C/D
DTMF RECEIVER
Pin Sym.
11
Q1
12
Q2
13
Q3
14
Q4
Function
3-state data outputs. When enabled by TOE, provide the code corresponding to the last valid
tone-pair received (see code table).
15
StD
Delayed steering output. Presents a logic high when a received tone-pair has been registered
and the output latch updated; returns to logic low when the voltage on St/GT falls below
V.
TSt
16
ESt
Early steering output. Presents a logic high immediately when the digital algorithm detects a
recognizable tone-pair (signal condition). Any momentary loss of signal condition will cause
ESt to return to a logic low.
17
St/GT Steering input/guard time output (bi-directional). A voltage greater than VTSt detected at St
causes the device to register the detected tone-pair and update the output latch. A voltage
less than V frees the device to accept a new tone-pair. The GT output acts to reset the
TSt
external steering time-constant; its state is a function of ESt and the voltage on St (see truth
table).
18
V
Positive power supply, +5Volts.
DD
Absolute Maximum Ratings (Notes 1, 2 and 3)
Parameters
Min.
Max.
Units
Power Supply Voltage, V - V
DD
SS
Voltage on any pin
Current at any pin
V - 0.3
SS
6
V
V + 0.3
V
DD
10
mA
Operating temperature
-40
+85
oC
Storage temperature
-65
+150
oC
Package power dissipation
500
mW
Note 1. Absolute maximum ratings are those values beyond which damage to the device may
occur.
2. Unless otherwise specified, all voltages are referenced to ground.
3.
Power
dissipation
temperature
derating:
-12
/ mV
oC
from
65oC
to
85oC
DC Electrical Characteristics
Parameter Description
SUPPLY:
VDD
I
cc
P
o
IS
Operating Supply Voltage
Operating Supply Current
Power Consumption
Standby Current
INPUTS:
VIL
VIH
I /I
IH IL
I
so
R
IN
VTSt
Low Level Input Voltage
High Level Input Voltage
Input Leakage Current
Pull Up (Source) Current
Input
Signal
Impedance Inputs 1,2
Steering Threshold Voltage
Test Conditions
f=3.579MHz; V =5V
DD
PWDN pin = V
DD
V =V or V
IN ss
DD
TOE (Pin 10)=OV
@ 1kHz
-3-
Min. Typ. Max. Units
4.75
5.25 V
3.0 7
mA
15 35
mW
-
-
100 µA
1.5 V
3.5
V
0.1
uA
7.5 15
uA
10
MΩ
2.35
V
Share Link: 