HIP9022 Ver la hoja de datos (PDF) - Intersil

Número de pieza

componentes Descripción

Fabricante

HIP9022

Dual High Speed Laser Driver

Intersil 

HIP9022

Pin Descriptions

PIN

NUMBER

1, 2

3, 4, 5

6, 7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

SYMBOL

DESCRIPTION

ESD LASER GND Laser supply and system ground.

ESD SHUNT DRAIN-1 Laser diode ESD protection.

SD LASER PS-1 Laser power supply ESD protection.

VDD

NC

Input for 12V power supply.

No connection.

VUP1

Filter capacitor for internally generated shunt gate upper voltage level (1µF).

SG_1

Drive output to shunt Power FET gate.

VLOW1

Filter capacitor for internally generated shunt Power FET gate lower drive voltage level (1µF).

VEE

GNDA1

Input for -5V power supply.

Analog Ground.

GNDD1

Digital Ground.

CC1

Gate drive to the current source Power FET.

XTEN1+

Times 10 constant current monitor amplifier input from the high side of the sense resistor.

XTEN1-

Times 10 constant current monitor amplifier input from the low side of the sense resistor.

CTC1-10K

Thermal compensation short time constant where TTC = External C x 10kΩ. (External C typically equal

0.02µF).

CTC1-27K

Thermal compensation long time constant where TTC = External C x 27kΩ. (External C typically equal

0.1µF).

LASERON1B

Input control turns shunt Power FET gate drive ON/OFF with 5V CMOS logic. Low turns the shunt Power

FET OFF and the Laser ON. These pins have an internal pull-up.

OC1

Laser over-current indicator flag.

TECFB1

Feedback to stabilize the TEC loop.

TECREF1

Feedback to stabilize the TEC loop.

TECGDR1

Thermo-Electric Cooler Power FET gate drive.

TRES1

Thermo-Resistor output to ground connection for TEC control.

OT1

Laser out of temperature range indication.

NC

No connection.

INVERT

High input converts to operation with Pmos Current source and NDmos shunt Power FET external

transistors. Low input converts to operation with NDmos Current source and Pmos high side shunt Power

FET external transistors. This pin has an internal pull-down.

RESETB

When RESETB is held low, three reset actions occur. The LASERONB input is defeated to a Laser Off con-

dition. The SG_1, 2 outputs are switched to VLOW when in the INVERT low mode and to VUP when in the

INVERT high mode. The TEC amplifier is turned off to switch the TECGDR1, 2 outputs to Ground. This pin

has an internal pull-down.

DIAGINB

Low level activates the diagnostic mode. This pin has an internal pull-up.

NULLB

Auto-zeros the S/H amplifier selected by address when held low. This pin has an internal pull-up.

SB_H

Samples the selected address when held low. The setup time for address is <25ns. This pin has an internal

pull-up.

NC

No connection.

VIN

Analog voltage sampled by selected S/H. The input voltage range is 0 to 5V. There is an internal voltage

clamp for voltage outside of this range. There is an internal 2 - 3µs filter for noise rejection.

VCC

A3

Input for 5V power supply.

Refer to the Table 1 Address Map. The A3 - A0 pins have an internal pull-up.

4-3

Share Link: