DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HPMX-5001-TY1 Ver la hoja de datos (PDF) - HP => Agilent Technologies

Número de pieza
componentes Descripción
Fabricante
HPMX-5001-TY1
HP
HP => Agilent Technologies HP
HPMX-5001-TY1 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HPMX-5001 Summary Characterization Information
Typical values measured on test board shown in Figure 28 at VCC = 3.0 V, TA = 25°C, RXIF = 110.592 MHz,
TXRF = 1.89 GHz, unless otherwise noted.
Symbol
Parameters and Test Conditions
VIH
CMOS Input High Voltage (Can Be Pulled
up as High as VCC + 7 V)[1]
VIL
CMOS Input Low Voltage
IIH
CMOS Input High Current
IIL
CMOS Input Low Current
ts
DIVMC Setup Time[2,8]
th
DIVMC Hold Time[2,8]
tpd
DIV Propagation Delay[2,8]
Mode Switching Time[3]
Receive Mode
Gc
Receive Conversion Gain[9]
NF
Noise Figure[4]
IIP3
IP1dB
VSWRin
Transmit Mode[6]
Input Third Order Intercept Point
Input 1 dB Gain Compression Point
LO Leakage (2 x fVCO) at IF Port
Input VSWR[5]
PIM3
OP1dB
VSWRout
F3dBIF
Synth Mode
Power Output Level for >35 dB IM3 Suppression[10]
Output 1 dB Gain Compression Point
Output VSWR
LO Suppression (2 x fVCO)
IF 3 dB Bandwidth
Transmitter C/N @ 2 x fVCO + 4 MHz[11]
1LO Frequency Range[7]
Units
V
V
µA
µA
ns
ns
ns
µs
dB
dB
dBm
dBm
dBm
dBm
dBm
dBc
MHz
dBc/Hz
MHz
Typical
VCC - 0.8
VCC - 1.9
< 10
> -300
4
0
<7
<1
1.89 GHz 2.45 GHz
14
13.5
10
10
-8
-9
-18
-18
-57
1.3:1
1.3:1
0
1.8:1
25
500
+137
-5
0
1.8:1
30
500
+134
750-1200
Notes:
1. All CMOS logic inputs are internally pulled up to logic high level.
2. See Figure 2 for detailed timing diagram.
3. Between any two different biasing modes. This switching time does not include PLL lock-up time.
4. Single sideband noise figure.
5. In modes other than receive, the VSWR may be as high as 10:1.
6. Single-ended 50 RF load, 300 series IF terminations (600 differential), 100 MHz < IF < 300 MHz, 1.89 GHz RF.
7. The LO is followed by a frequency doubler which raises the LO range to 1500-2400 MHz.
8. DIV output AC coupled into a 2 k|| 10 pF load. See test diagram, Figure 28.
9. 50 RF source, 110 MHz < IF < 300 MHz, 1.89 GHz or 2.45 GHz RF. There is a 750 resistor on chip between RXIF and RXIFB
(pins 3 and 4). A matching network from 750 to 50␣ is used for this measurement. Insertion loss of the matching network is
included in the net conversion gain figure.
10. PIM3 is the maximum SSB output power for at least 35 dB IM3 spur suppression.
11. Measured at saturated output power for 1.89 GHz. Measured at -5 dBm SSB output power for 2.45␣ GHz.
7-92

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]