32C408BRPFS20 Ver la hoja de datos (PDF) - MAXWELL TECHNOLOGIES

Número de pieza

componentes Descripción

Fabricante

32C408BRPFS20

4 Megabit (512K x 8-Bit) SRAM

MAXWELL TECHNOLOGIES 

4 Megabit (512K x 8-Bit) SRAM

32C408B

FIGURE 2. TIMING WAVEFORM OF WRITE CYCLE (OE LOW FIXED)

1. All write cycle timing is referenced from the last valid address to the first transition address.

2. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and

WE going low: A write ends at the earliest transition among CS going high or WE going high. tWP is measured from beginning

of write to end of write.

3. tCW is measured from the later of CS going low to end of write.

4. tAS is measured from the address valid to the beginning of write.

5. tWR is measured from the end of write to the address change. TWR applied in case a write ends as CS or WE going high.

6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase

of the output must not be applied because bus contention can occur.

7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write

cycle.

8. IC CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.

9. DOUT is the read data of the new address.

10.When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be

applied.

FIGURE 3. TIMING WAVEFORM OF READ CYCLE(1) (ADDRESS CONTROLLED, CS = OE = VIL, WE = VIH)

05.02.02 Rev 7

All data sheets are subject to change without notice 6

©2002 Maxwell Technologies

All rights reserved.

Share Link: