FT2232H Ver la hoja de datos (PDF) - Future Technology

Número de pieza

componentes Descripción

Fabricante

FT2232H

Dual High Speed USB to Multipurpose UART/FIFO IC

Future Technology 

Document No.: FT_000061

FT2232H DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC

Version 2.21

Clearance No.: FTDI#77

Pin No.

Name

Type

Description

2

OSCI

INPUT Oscillator input.

3

OSCO

OUTPUT Oscillator output.

6

REF

INPUT Current reference – connect via a 12KΩ resistor @ 1% to GND.

7

DM

INPUT USB Data Signal Minus.

8

INPUT USB Data Signal Plus.

DP

13

TEST

INPUT IC test pin – for normal operation should be connected to GND.

14

RESET#

INPUT

60

PWREN#

OUTPUT

36

SUSPEND# OUTPUT

59

PWRSAV#

INPUT

Table 3.2 Common Function pins

Reset input (active low).

Active low power-enable output.

PWREN# = 0: Normal operation.

PWREN# =1 : USB SUSPEND mode or device has not been configured.

This can be used by external circuitry to power down logic when device

is in USB suspend or has not been configured.

Active low when USB is in suspend mode.

USB Power Save input. This is an EEPROM configurable option used

when the FT2232H is used in a self powered mode and is used to

prevent forcing current down the USB lines when the host or hub is

powered off.

PWRSAV# = 1 : Normal Operation

PWRSAV# = 0 : FT2232H forced into SUSPEND mode.

PWRSAV# can be connected to GND (via a 10KΩ resistor) and another

resistor (e.g. 4K7) connected to the VBUS of the USB connector. When

this input goes high, then it indicates to the FT2232H that it is

connected to a host PC. When the host or hub is powered down then

the FT2232H is held in SUSPEND mode.

Pin No. Name

Type

Description

63

EECS

I/O

EEPROM – Chip Select. Tri-State during device reset.

EECLK

OUTPUT Clock signal to EEPROM. Tri-State during device reset. When not in reset, this

62

outputs the EEPROM clock.

EEDATA

I/O

EEPROM – Data I/O Connect directly to Data-In of the EEPROM and to Data-Out

61

of the EEPROM via a 2.2K resistor. Also, pull Data-Out of the EEPROM to VCC via

a 10K resistor for correct operation. Tri-State during device reset.

Table 3.3 EEPROM Interface Group

Copyright © 2012 Future Technology Devices International Limited

11

Share Link: